Brief Insight On Advanced Peripheral Bus

Brief Insight On Advanced Peripheral Bus

Advanced Peripheral Bus (APB) is a protocol of the Advanced Microcontroller Bus Architecture (AMBA) family. The most recent version of APB is v2.0, which was released as part of the AMBA 4 release. It is a low-cost interface that has been tuned for low power consumption and low interface complexity. It is a Non-Pipelined protocol, unlike AHB, and is used to link low-bandwidth peripherals. It is typically used to link external peripherals to the SOC. Every transfer in APB requires at least two clock cycles to complete (SETUP Cycle and ACCESS Cycle). It can also communicate with AHB and AXI protocols through bridges.

Self Paced VLSI courses banner

Components of Advanced Peripheral Bus

The high-performance ARM processor is the Core of the system. Other components such as High-bandwidth on-chip RAM, DMA bus master, and High-bandwidth Memory Interface are linked to the Core via the System bus, which in this case is AHB. Other low bandwidth peripherals such as UART, Timer, Keypad, and PIO are connected to the System bus via the Bridge via the Peripheral bus, which in this case is the Advanced Peripheral Bus. In this situation, the Bridge serves as the AHB Slave for the Core Master. It also serves as the APB Master for the other low-bandwidth external peripherals. In most cases, no component will be responsible for APB transfers. The AHB to APB Bridge is the single component in a system that serves as the APB master.

Advanced Peripheral Bus is a simple bus that is easy to work with, due to its:

  1. Low-cost
  2. Low-power
  3.  Low-complexity
  4. Low-bandwidth
  5. Non-pipelined
  6. Ideal for peripherals

Error Response

When there is a mistake in the transfer, Slave signals the error response by asserting the PSLVERR signal. When PSEL, PENABLE, and PREADY are all HIGH, PSLVERR is considered genuine. It is advised, but not required, to keep PSLVERR low while it is not being sampled. Transactions receiving an incorrect answer may or may not have modified the status of the peripheral. 


If you want to know more about VLSI in depth or want to have a career in the semiconductor industry, then Chipedge is here to help you with it. It is the best VLSI training institute that offers a wide variety of VLSI courses online including DFT in VLSI , RTL course, ASIC design verification course, and much more. Enroll today to know more.

Image Source

Share This Post:

The Role of Layout Design Rules in VLSI

Read More

What is VLSI Programming And How Does It Impact Chip Design?

Read More

5 Common Fault Models In VLSI

Read More

8 Common Mistakes to Avoid in VLSI Job Applications

Read More

What is SystemVerilog: The Language for Modern Hardware Design and verification

Read More

VLSI Basics: Unveiling the Microworld

Read More

Course Categories

Subscribe to our Blog

Get the latest VLSI news, updates, technical and interview resources

Get Upto 40% OFF