This program is ideal for learners who want to build a career in backend VLSI implementation. It covers the complete Physical Design flow from RTL to GDSII with practical exposure.
- RTL to GDSII Implementation flow
- Floorplanning and Placement
- Clock Tree Synthesis (CTS)
- Routing and Timing Sign-off
- Physical Verification