What is ECO in VLSI Physical Design?
Engineering Change Order or ECO in VLSI is the practice of introducing logic directly into the gate level netlist corresponding to a change that happens in the RTL. This owes to design mistake repairs or a change request from the customer. Engineering Change Order or ECO in VLSI is used to accommodate last-minute design revisions. […]