Verification and Validation in VLSI
State of the art SOC designs is so complex that, coming up with a bug-free design is very difficult. So chip design flow incorporates several steps to identify the bugs in the earlier stages as well as, in the later stages. Verification and Validation, both probe for the correctness of the design against the specification by […]