What is Latch Up in VLSI and Its Prevention Techniques? -

Chipedge now offers Intigrated Internship courses for Students / Freshers (Enquire now). 

What is Latch Up in VLSI and Its Prevention Techniques?

Share on facebook
Share on twitter
Share on linkedin

Latch-up in VLSI is a short circuit/low impedance channel generated between the power and ground rails of a MOSFET circuit, resulting in high current leading to IC damage. It is caused by the interaction of parasitic PNP and NPN transistors (BJT’s). This results in a structure that resembles a Silicon Controlled rectifier (SCR). These create a positive feedback loop by short-circuiting the power and ground rails, resulting in excessive current and perhaps it causes damage to the device.

How Does Latch-Up Form?

The parasitic structure is commonly equivalent to a thyristor (or SCR), a PNPN structure that functions as a PNP and an NPN transistor stacked next to each other. When one of the transistors conducts during a latch-up, the other one begins to conduct as well.

They both maintain saturation for as long as the structure is forward-biased and some current flows through it- which is normal until the power is turned off. The SCR parasitic structure is produced on the output drivers of the gates as a component of the totem-pole PMOS and NMOS transistor pair.

VLSI courses

What is the Cause for Latch-Up in VLSI?

  1. Usually latch-up caused due to a positive or negative voltage spike on an input or output pin of a digital device that exceeds the rail voltage by more than a diode drop is a typical cause of latch-up. The latch-up in VLSI does not have to occur between the power rails; it can occur anywhere where the necessary parasitic structure exists.
  2. Another cause is that the supply voltage exceeds the absolute maximum rating, which is frequently caused by a transient spike in the power supply. It causes an internal junction to fail. This is common in circuits that employ various supply voltages that do not power up in the correct order. This results in voltages on data lines exceeding the input rating of devices that have not yet attained a nominal supply voltage.
  3. An electrostatic discharge can also create latch-ups.
  4. Ionizing radiation is another typical source of latch-ups, making it a serious concern in electronic devices meant for space (or extremely high-altitude) applications.
  5. Latch-ups can also be caused by high-power microwave interference. At increasing temperatures, both CMOS and TTL integrated circuits are more prone to latch up.

Prevention Techniques for Latch-Up in VLSI:

Chips can be designed to be latch-up resistant by including an insulating oxide layer (called a trench) that covers both the NMOS and PMOS transistors. The parasitic silicon-controlled rectifier (SCR) structure between these transistors is therefore broken. Such components are essential in situations when appropriate power and signal sequencing cannot be ensured, such as hot swap devices.

Devices made from lightly doped epitaxial layers grown on heavily doped substrates are less prone to latch up. The heavily doped layer serves as a current sink, allowing surplus minority carriers to recombine fast.

Most silicon-on-insulator devices are latch-up resistant by design. The latch-up connection is a low-resistance connection between the tub and the power supply rails.

To avoid the latch, each transistor has its own tap connection.


So, if you want to know about VLSI in-depth, then you can enroll yourself in one of the VLSI online courses, offered by ChipEdge which is the best VLSI training institute in Bangalore. It offers VLSI online courses that include STA & Synthesis course, Design For Testability (DFT), ASIC verification course, VLSI physical design course, and the best job-oriented courses in Bangalore. So why wait for? Contact us to know more.

Image Source