{"id":42564,"date":"2026-09-28T06:36:26","date_gmt":"2026-09-28T06:36:26","guid":{"rendered":"https:\/\/chipedge.com\/resources\/?p=42564"},"modified":"2026-09-28T06:36:26","modified_gmt":"2026-09-28T06:36:26","slug":"asic-design-flow-project-type-scale","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/","title":{"rendered":"How Companies Customize the Standard ASIC Design Flow Based on Project Type and Scale"},"content":{"rendered":"

The textbook version of the <\/span>ASIC design flow<\/a><\/strong> is a useful reference point. The version any specific company actually runs almost always looks a little different, shaped by the size of the project, the company’s resources, and the industry it serves.<\/span><\/p>\n

Why No Two Companies Execute the ASIC Design Flow in Exactly the Same Way<\/b><\/h3>\n

Every company adapts the standard flow to its own constraints. A startup with five engineers cannot run the same process as a company with five hundred. An automotive chip project carries safety requirements a consumer chip never sees. The underlying stages stay recognizable, but the specifics shift considerably.<\/span><\/p>\n

How Project Scale Influences the Way Companies Structure Their ASIC Design Flow<\/b><\/h3>\n

Small Block Level Projects<\/b><\/h4>\n

A single design block with a small team often runs a lighter version of the flow, with fewer formal review gates and faster iteration between stages, since coordination overhead across a small team is naturally lower.<\/span><\/p>\n

Large SoC Level Projects<\/b><\/h4>\n

A full SoC integrating dozens of blocks requires much heavier coordination. Formal milestone reviews, integration checkpoints, and cross-team sign-offs become necessary simply because so many moving pieces need to align before the project can move forward safely.<\/span><\/p>\n

How Startups Customize the ASIC Design Flow with Limited Resources<\/b><\/h3>\n

Outsourcing Certain Stages<\/b><\/h4>\n

Startups frequently outsource specific stages, commonly<\/span> physical design<\/a><\/strong> or DFT, to specialized service companies rather than building an in-house team for every function. This lets a small core team focus its energy on the architecture and verification work that most directly defines the product.<\/span><\/p>\n

Using Open Source Tools<\/b><\/h4>\n

Some startups lean on open source EDA tools for early exploration before committing to licensed professional tools for the stages that require sign-off quality results. This keeps early-stage costs down while still producing manufacturable silicon when it matters most.<\/span><\/p>\n

How Large Semiconductor Companies Customize the ASIC Design Flow with Dedicated Teams<\/b><\/h3>\n

Large companies typically run the flow with specialized teams for every stage: dedicated RTL teams, dedicated verification teams, dedicated physical design teams, and dedicated DFT teams, each with deep tool infrastructure and well-established internal processes. Handoffs between these teams are formalized through detailed specifications and structured review meetings, which adds process overhead but also adds the kind of consistency that large, complex chips require.<\/span><\/p>\n

How Time to Market Pressure Changes the Standard ASIC Design Flow<\/b><\/h3>\n

When a company needs to ship fast, certain flow stages get compressed or run in parallel rather than strictly sequentially. Front-end and back-end teams may begin working concurrently on overlapping sections of a design, accepting some rework risk in exchange for schedule compression. This works best when communication between teams is strong enough to manage the added risk.<\/span><\/p>\n

How Safety Critical Industries Add Extra Steps to the Standard ASIC Design Flow<\/b><\/h3>\n

Automotive Grade Verification<\/b><\/h4>\n

Automotive chip projects add verification requirements tied to functional safety standards like ISO 26262, including fault injection testing and specific coverage targets that consumer chip projects do not require.<\/span><\/p>\n

Additional Sign Off Reviews<\/b><\/h4>\n

Safety-critical industries also add extra formal sign-off reviews at multiple stages, often involving independent reviewers outside the core design team, to confirm that safety requirements have genuinely been met before the project proceeds.<\/span><\/p>\n

How Customization Affects the Skills Required from Engineers in Different Companies<\/b><\/h3>\n

Engineers at startups tend to need broader exposure across multiple flow stages, since small teams often require people to wear several hats. Engineers at large companies tend to develop deeper specialization within a single stage, since the scale of the work supports and often demands that depth.<\/span><\/p>\n

What Stays Constant Across All Customized Versions of the ASIC Design Flow<\/b><\/h3>\n

Regardless of how a company customizes its process, the underlying sequence of specification, <\/span>RTL design<\/a><\/strong>, verification, synthesis, physical implementation, and sign-off remains intact. Customization changes how formally each stage is run and how much parallel work happens between stages, not the fundamental dependencies between them.<\/span><\/p>\n

How to Adapt Your Understanding When Moving Between Companies with Different Flow Customizations<\/b><\/h3>\n

When you join a new company, spend your first weeks learning specifically how that company’s flow differs from what you are used to, rather than assuming your prior experience maps directly. Ask about the specific handoff points, the specific review gates, and the specific tools in use, since these details vary more than the conceptual flow does.<\/span><\/p>\n

Why Understanding Flow Customization Makes You a More Versatile VLSI Engineer<\/b><\/h3>\n

Engineers who understand that the standard flow is a template rather than a rigid prescription adapt more easily across different employers and project types. This flexibility, paired with genuine technical depth in your core specialization, is what makes an engineer valuable across a wide range of semiconductor companies rather than only at the specific company where they first learned the flow.<\/span><\/p>\n

 <\/p>\n","protected":false},"excerpt":{"rendered":"

The textbook version of the ASIC design flow is a useful reference point. The version any specific company actually runs […]<\/p>\n","protected":false},"author":5,"featured_media":42565,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"default","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"set","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[1],"tags":[],"class_list":["post-42564","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-uncategorized"],"acf":[],"yoast_head":"\nASIC Design Flow: How Companies Adapt It for Different Projects<\/title>\n<meta name=\"description\" content=\"Understand how project size, complexity, timelines, and available resources influence the way companies structure and customize the standard ASIC design flow.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"ASIC Design Flow: How Companies Adapt It for Different Projects\" \/>\n<meta property=\"og:description\" content=\"Understand how project size, complexity, timelines, and available resources influence the way companies structure and customize the standard ASIC design flow.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2026-09-28T06:36:26+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1000\" \/>\n\t<meta property=\"og:image:height\" content=\"662\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Bharath\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Bharath\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/\"},\"author\":{\"name\":\"Bharath\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/person\\\/92c7a497cf50673e1a70c70241776656\"},\"headline\":\"How Companies Customize the Standard ASIC Design Flow Based on Project Type and Scale\",\"datePublished\":\"2026-09-28T06:36:26+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/\"},\"wordCount\":796,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg\",\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/\",\"name\":\"ASIC Design Flow: How Companies Adapt It for Different Projects\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg\",\"datePublished\":\"2026-09-28T06:36:26+00:00\",\"description\":\"Understand how project size, complexity, timelines, and available resources influence the way companies structure and customize the standard ASIC design flow.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#primaryimage\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg\",\"contentUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg\",\"width\":1000,\"height\":662},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-flow-project-type-scale\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"How Companies Customize the Standard ASIC Design Flow Based on Project Type and Scale\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#website\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2025\\\/01\\\/logo.png\",\"contentUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2025\\\/01\\\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/logo\\\/image\\\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/person\\\/92c7a497cf50673e1a70c70241776656\",\"name\":\"Bharath\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"caption\":\"Bharath\"},\"sameAs\":[\"http:\\\/\\\/www.chipedge.com\"],\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/author\\\/bharath\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"ASIC Design Flow: How Companies Adapt It for Different Projects","description":"Understand how project size, complexity, timelines, and available resources influence the way companies structure and customize the standard ASIC design flow.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/","og_locale":"en_US","og_type":"article","og_title":"ASIC Design Flow: How Companies Adapt It for Different Projects","og_description":"Understand how project size, complexity, timelines, and available resources influence the way companies structure and customize the standard ASIC design flow.","og_url":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/","og_site_name":"chipedge","article_published_time":"2026-09-28T06:36:26+00:00","og_image":[{"width":1000,"height":662,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg","type":"image\/jpeg"}],"author":"Bharath","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Bharath","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/"},"author":{"name":"Bharath","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656"},"headline":"How Companies Customize the Standard ASIC Design Flow Based on Project Type and Scale","datePublished":"2026-09-28T06:36:26+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/"},"wordCount":796,"commentCount":0,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg","inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/","url":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/","name":"ASIC Design Flow: How Companies Adapt It for Different Projects","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg","datePublished":"2026-09-28T06:36:26+00:00","description":"Understand how project size, complexity, timelines, and available resources influence the way companies structure and customize the standard ASIC design flow.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/2e837339b35f4f4eaef8dab3a1594e2891d66cb3.jpg","width":1000,"height":662},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/asic-design-flow-project-type-scale\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"How Companies Customize the Standard ASIC Design Flow Based on Project Type and Scale"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656","name":"Bharath","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","caption":"Bharath"},"sameAs":["http:\/\/www.chipedge.com"],"url":"https:\/\/chipedge.com\/resources\/author\/bharath\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/42564","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=42564"}],"version-history":[{"count":1,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/42564\/revisions"}],"predecessor-version":[{"id":42566,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/42564\/revisions\/42566"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/42565"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=42564"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=42564"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=42564"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}