{"id":42243,"date":"2026-09-15T07:00:59","date_gmt":"2026-09-15T07:00:59","guid":{"rendered":"https:\/\/chipedge.com\/resources\/?p=42243"},"modified":"2026-09-15T07:00:59","modified_gmt":"2026-09-15T07:00:59","slug":"asic-design-engineer-mistakes","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/","title":{"rendered":""},"content":{"rendered":"

What Mistakes New ASIC Design Engineers Make in Their First Six Months and How to Avoid Them<\/b><\/h1>\n

Nobody tells you this during placement season, but your first six months in <\/span>ASIC design<\/b><\/a> are going to feel less like “applying what I learned” and more like “figuring out what I actually don’t know.” That’s normal. Almost everyone goes through it. The engineers who come out ahead aren’t the ones who avoided mistakes entirely \u2014 they’re the ones who made the fixable kind early and moved past them fast.<\/span><\/p>\n

Here’s the thing though \u2014 some mistakes cost you a bit of embarrassment in a code review. Others cost your team weeks. Knowing the difference upfront saves you a lot of unnecessary stress in your first year.<\/span><\/p>\n

Mistake One: Treating Simulation as the Finish Line<\/b><\/h2>\n

This is probably the most common one. A new engineer writes RTL<\/a><\/strong>, runs it through simulation, sees the waveforms match expected behavior, and mentally files the task as “done.” Except simulation only tells you the logic works under the specific conditions you tested. It says nothing about timing, area, power, or whether it’ll actually synthesize cleanly.<\/span><\/p>\n

Senior engineers in <\/span>ASIC design<\/b> roles think in layers \u2014 functional correctness is just the first layer, not the whole picture. If you stop at “it simulated fine,” you’re setting yourself up for a rude surprise a few weeks later when synthesis throws a pile of timing violations nobody expected.<\/span><\/p>\n

The fix:<\/b> push your design through synthesis early and often, even for small blocks. Don’t wait until the “official” synthesis phase to find out your code doesn’t map cleanly to hardware.<\/span><\/p>\n

Mistake Two: Writing Code That’s Clever Instead of Clean<\/b><\/h2>\n

New engineers, fresh out of college, sometimes want to show off a little. Nested ternary operators, overly compact logic, clever one-liners that technically work. Feels impressive in the moment. Becomes a nightmare for whoever has to debug or modify that code six months later \u2014 which, honestly, is sometimes you, staring at your own code wondering what past-you was thinking.<\/span><\/p>\n

ASIC design<\/b> teams value readable, maintainable code far more than clever code. A block that’s slightly longer but obvious at a glance beats a compact one that needs a comment explaining what it even does.<\/span><\/p>\n

The fix:<\/b> write code like someone else has to maintain it, because eventually someone will. Consistent naming, clear comments where logic actually gets non-trivial, no unnecessary cleverness for its own sake.<\/span><\/p>\n

Mistake Three: Not Asking Questions Early Enough<\/b><\/h2>\n

This one’s less technical, more about ego, honestly. New engineers often sit on a confusion for days, convinced they should be able to figure it out alone, worried that asking makes them look inexperienced. Then it turns out the senior engineer down the hall could’ve cleared it up in five minutes.<\/span><\/p>\n

Here’s the uncomfortable truth \u2014 everyone in <\/span>ASIC design<\/b> was confused at some point about the exact thing you’re stuck on right now. Nobody’s judging you for asking. They’re judging you if you stay stuck for a week and it delays the whole team.<\/span><\/p>\n

The fix:<\/b> set yourself a rough time limit. Stuck for more than half a day on something that isn’t yours to solve alone? Ask. Better to ask a “basic” question than deliver something wrong a week later.<\/span><\/p>\n

Mistake Four: Ignoring the Bigger Picture Around Your Block<\/b><\/h2>\n

It’s easy to get tunnel vision on your own piece \u2014 the module you’re assigned, the block you own. But that block sits inside a larger system, and decisions made in isolation can quietly break something two stages downstream that you never even see.<\/span><\/p>\n

A block that’s functionally perfect but eats too much area, or introduces a timing bottleneck the physical design<\/strong><\/a> team has to work around later \u2014 that’s a problem you caused without realizing it, simply by not asking how your piece fits into the whole.<\/span><\/p>\n

The fix:<\/b> ask early what constraints your block needs to respect \u2014 area budget, timing targets, power considerations. Don’t design in a vacuum and hope it fits later.<\/span><\/p>\n

Mistake Five: Skipping Documentation Because “I’ll Remember”<\/b><\/h2>\n

You won’t. Nobody does, not really, not after three more projects pile on top of this one. New engineers in <\/span>ASIC design<\/b> often skip writing clear documentation for their own work because it feels like a chore that slows them down, or because the deadline’s already breathing down their neck.<\/span><\/p>\n

Then six months later, someone \u2014 often that same engineer \u2014 has to revisit the block for a bug fix or a spec change, and there’s nothing to go on except vague memory and code with barely any comments.<\/span><\/p>\n

The fix:<\/b> document as you go, not after. A few lines explaining why a design choice was made, not just what it does, saves hours down the line. Future-you will genuinely thank present-you for this one.<\/span><\/p>\n

Why the First Six Months Actually Matter So Much<\/b><\/h2>\n

These mistakes aren’t really about talent or intelligence \u2014 plenty of genuinely sharp engineers make every single one of them early on. It’s more about habits nobody explicitly teaches in college, because coursework rarely mirrors how a real team actually works day to day.<\/span><\/p>\n

This is part of why structured, practical training matters so much before you even start your first job. Good programs \u2014 ChipEdge<\/strong><\/a> among them \u2014 build in real project work and mentorship specifically so students hit these mistakes in a training environment first, where a wrong assumption costs a conversation with a mentor instead of a delay that affects an entire team’s deadline.<\/span><\/p>\n

Where This Leaves You<\/b><\/h2>\n

Six months into <\/span>ASIC design<\/b>, you’re not expected to be an expert \u2014 nobody genuinely expects that, whatever the confident-sounding seniors around you might project. What actually matters is whether you’re catching your own mistakes faster over time, asking questions before they turn into real problems, and building habits that scale as your projects get bigger and more complex.<\/span><\/p>\n

Get those habits right early, and the rest of your career in this field gets noticeably easier from here. The technical depth comes with time regardless. The habits are the part actually worth getting right from day one.<\/span><\/p>\n

<\/h1>\n","protected":false},"excerpt":{"rendered":"

What Mistakes New ASIC Design Engineers Make in Their First Six Months and How to Avoid Them Nobody tells you […]<\/p>\n","protected":false},"author":5,"featured_media":42244,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"default","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"set","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[6,17],"tags":[],"class_list":["post-42243","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-asic-design-flow","category-vlsi-career"],"acf":[],"yoast_head":"\nCommon Mistakes New ASIC Design Engineers Make | ChipEdge<\/title>\n<meta name=\"description\" content=\"Understand common mistakes ASIC design engineers make during their first six months, from workflow gaps to design challenges, and ways to build stronger industry-ready practices\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Common Mistakes New ASIC Design Engineers Make | ChipEdge\" \/>\n<meta property=\"og:description\" content=\"Understand common mistakes ASIC design engineers make during their first six months, from workflow gaps to design challenges, and ways to build stronger industry-ready practices\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2026-09-15T07:00:59+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1000\" \/>\n\t<meta property=\"og:image:height\" content=\"667\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Bharath\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Bharath\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"5 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/\"},\"author\":{\"name\":\"Bharath\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/person\\\/92c7a497cf50673e1a70c70241776656\"},\"headline\":\"No title\",\"datePublished\":\"2026-09-15T07:00:59+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/\"},\"wordCount\":1035,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg\",\"articleSection\":[\"ASIC Design Flow\",\"VLSI Career\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/\",\"name\":\"Common Mistakes New ASIC Design Engineers Make | ChipEdge\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/#primaryimage\"},\"thumbnailUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg\",\"datePublished\":\"2026-09-15T07:00:59+00:00\",\"description\":\"Understand common mistakes ASIC design engineers make during their first six months, from workflow gaps to design challenges, and ways to build stronger industry-ready practices\",\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/asic-design-engineer-mistakes\\\/#primaryimage\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg\",\"contentUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2026\\\/09\\\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg\",\"width\":1000,\"height\":667},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#website\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2025\\\/01\\\/logo.png\",\"contentUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2025\\\/01\\\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/logo\\\/image\\\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/person\\\/92c7a497cf50673e1a70c70241776656\",\"name\":\"Bharath\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"caption\":\"Bharath\"},\"sameAs\":[\"http:\\\/\\\/www.chipedge.com\"],\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/author\\\/bharath\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Common Mistakes New ASIC Design Engineers Make | ChipEdge","description":"Understand common mistakes ASIC design engineers make during their first six months, from workflow gaps to design challenges, and ways to build stronger industry-ready practices","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/","og_locale":"en_US","og_type":"article","og_title":"Common Mistakes New ASIC Design Engineers Make | ChipEdge","og_description":"Understand common mistakes ASIC design engineers make during their first six months, from workflow gaps to design challenges, and ways to build stronger industry-ready practices","og_url":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/","og_site_name":"chipedge","article_published_time":"2026-09-15T07:00:59+00:00","og_image":[{"width":1000,"height":667,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg","type":"image\/jpeg"}],"author":"Bharath","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Bharath","Est. reading time":"5 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/"},"author":{"name":"Bharath","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656"},"headline":"No title","datePublished":"2026-09-15T07:00:59+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/"},"wordCount":1035,"commentCount":0,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg","articleSection":["ASIC Design Flow","VLSI Career"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/","url":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/","name":"Common Mistakes New ASIC Design Engineers Make | ChipEdge","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg","datePublished":"2026-09-15T07:00:59+00:00","description":"Understand common mistakes ASIC design engineers make during their first six months, from workflow gaps to design challenges, and ways to build stronger industry-ready practices","inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/asic-design-engineer-mistakes\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/09\/c0e186f6a2b616bb2ac62f0f3a3c0cc78f8f5c01.jpg","width":1000,"height":667},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656","name":"Bharath","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","caption":"Bharath"},"sameAs":["http:\/\/www.chipedge.com"],"url":"https:\/\/chipedge.com\/resources\/author\/bharath\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/42243","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=42243"}],"version-history":[{"count":1,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/42243\/revisions"}],"predecessor-version":[{"id":42245,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/42243\/revisions\/42245"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/42244"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=42243"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=42243"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=42243"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}