{"id":41231,"date":"2026-04-17T14:42:48","date_gmt":"2026-04-17T14:42:48","guid":{"rendered":"https:\/\/chipedge.com\/resources\/?p=41231"},"modified":"2026-04-17T14:42:48","modified_gmt":"2026-04-17T14:42:48","slug":"back-end-design-turns-concepts-into-silicon-reality","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/","title":{"rendered":"Back-End Design Turns Concepts into Silicon Reality"},"content":{"rendered":"

Transition from RTL to Layout\u00a0<\/b><\/h2>\n

Back-end design is where things finally get real. Up until RTL, everything is just logic on paper or in code. You know what the design should do, but it doesn\u2019t exist physically yet. In back-end, that same design gets turned into something that can actually be manufactured. You go from a netlist to actual shapes on silicon. This includes synthesis, floorplanning, placement, routing, and sign-off. Each step adds more physical detail. The tricky part is that everything starts interacting. Wires introduce delay. Power isn\u2019t uniform. Heat builds up in certain areas. So it\u2019s not just about connecting logic anymore, it\u2019s about making sure it still works under real physical conditions.\u00a0<\/span><\/p>\n

Floorplanning Strategies\u00a0<\/b><\/h2>\n

Floorplanning is basically your starting point for the physical layout. You decide where the big blocks go, like memories and IPs, and how the chip is shaped. These decisions matter more than they seem. If macros are placed badly, routing becomes messy later. Congestion builds up. Timing gets harder to fix. You also plan power distribution and IO locations here. Most engineers leave some extra space instead of packing everything tightly, because the design will need room later for buffers and routing. There\u2019s no single \u201cperfect\u201d floorplan. You adjust it based on the design and keep refining it as you go.\u00a0<\/span><\/p>\n

Placement Optimization\u00a0<\/b><\/h2>\n

Placement is where all the standard cells get arranged. Tools do most of the placement, but they don\u2019t magically get everything right. You guide them using constraints and keep checking reports. The goal is simple in theory. Keep related logic close, avoid crowding, and reduce wire length. In reality, it takes a few iterations. You fix one issue and something else pops up. Congestion, timing, density, they all affect each other. So placement becomes a back and forth process until things start looking stable.\u00a0<\/span><\/p>\n

Routing Network Design\u00a0<\/b><\/h2>\n

Routing connects cells. Metal layers. Vias.<\/span><\/p>\n

Signal Integrity\u00a0<\/b><\/h3>\n

Signals interfere. Crosstalk. Noise. Glitches. Shield sensitive nets. Route orthogonal. Space aggressors. Use differential pairs. Match lengths. Phase. Check SI rules. Coupling capacitance. Delay variation. Ensure clean signals. Reliability.<\/span><\/p>\n

Routing Paths\u00a0<\/b><\/h3>\n

Routing is just connecting everything, but it\u2019s not as simple as it sounds. You have multiple metal layers, and you need to use them smartly. Some layers are better for long wires, some for short connections. The tools handle routing, but they still follow rules you set. You also need to watch delays, via usage, and congestion. Sometimes the tool finds a path, but it\u2019s not the best one, so you go back and tweak things.\u00a0<\/span><\/p>\n

Timing Closure Techniques\u00a0<\/b><\/h2>\n

Timing closure is where most of the effort goes. You check if signals are arriving on time, and usually, something is off. You fix it by resizing cells, adding buffers, or improving placement. Then you check again. Sometimes fixing one path breaks another, so you go through a few rounds of this. There\u2019s no strict order like \u201cfix setup then hold and you\u2019re done.\u201d It\u2019s more iterative than that. ECO changes help here because you can fix small things without rerunning everything. Over time, you narrow down the violations until timing looks acceptable.<\/span><\/p>\n

Power Planning Methods\u00a0<\/b><\/h2>\n

Power planning is about making sure the whole chip gets stable voltage. You build a network of power lines across the design. If parts of the chip don\u2019t get enough voltage, they slow down or fail. If current is too high in some wires, reliability becomes an issue. You don\u2019t just rely on fixed numbers here. It depends on the design and technology. When analysis shows weak spots, you go back and strengthen those areas. It\u2019s a bit of trial and adjustment until the power network looks solid.\u00a0<\/span><\/p>\n

Managing Physical Constraints\u00a0<\/b><\/h2>\n

Constraints are what guide the tools. Without them, the tools don\u2019t really know what to optimize for. You define clocks, delays, and exceptions so the design is interpreted correctly. These constraints need to be consistent across stages, otherwise you\u2019ll see mismatches later. Most teams spend a good amount of time reviewing constraints because small mistakes here can lead to bigger issues down the line.\u00a0<\/span><\/p>\n

Improving Layout Accuracy\u00a0<\/b><\/h2>\n

Once routing is done, you look at how the design behaves with real interconnect effects. Resistance and capacitance from wires can change timing quite a bit, so they are included in analysis. Inductance is usually only a concern in specific high-speed cases. Then you run physical checks like DRC and LVS to make sure the layout follows manufacturing rules and matches the original design. Clean results here mean you\u2019re close to sign-off.\u00a0<\/span><\/p>\n

Handling Large Chip Designs\u00a0<\/b><\/h2>\n

.Large designs are handled in parts. Instead of doing everything at once, you break the design into blocks, work on them separately, and then bring them together. This makes things easier to manage. You also rely on automation and parallel runs because the data size is huge. Without a structured flow, it becomes very difficult to keep track of everything.\u00a0<\/span><\/p>\n

Ensuring Final Design Quality\u00a0<\/b><\/h2>\n

At the end, you run all the checks together. Timing, power, DRC, LVS, signal integrity. The goal is to make sure the design is in a good state for manufacturing. End of <\/span>physical design<\/span><\/a>. It doesn\u2019t mean everything is perfect, but it should meet all requirements with some margin. This step is more about confidence than perfection.\u00a0<\/span><\/p>\n

Delivering Production-Ready Chips\u00a0<\/b><\/h2>\n

Finally, the design is converted into a GDSII file and sent to the foundry. After fabrication, the chip is tested and validated. Ideally, things work in the first version, but in real projects, small fixes can still happen. The effort you put into back-end design is what reduces those surprises. At this point, you\u2019ve taken something that started as logic and turned it into a real, working chip.\u00a0<\/span><\/p>\n","protected":false},"excerpt":{"rendered":"

Transition from RTL to Layout\u00a0 Back-end design is where things finally get real. Up until RTL, everything is just logic […]<\/p>\n","protected":false},"author":5,"featured_media":41233,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"default","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"set","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[10],"tags":[],"class_list":["post-41231","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-general"],"acf":[],"yoast_head":"\nBack-End Design Turns Concepts into Silicon Reality<\/title>\n<meta name=\"description\" content=\"Turn RTL into silicon with expert back end design covering floorplanning, placement, routing, timing closure and sign off for high performance production ready chips.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Back-End Design Turns Concepts into Silicon Reality\" \/>\n<meta property=\"og:description\" content=\"Turn RTL into silicon with expert back end design covering floorplanning, placement, routing, timing closure and sign off for high performance production ready chips.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2026-04-17T14:42:48+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"768\" \/>\n\t<meta property=\"og:image:height\" content=\"431\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Bharath\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Bharath\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"5 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\"},\"author\":{\"name\":\"Bharath\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656\"},\"headline\":\"Back-End Design Turns Concepts into Silicon Reality\",\"datePublished\":\"2026-04-17T14:42:48+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\"},\"wordCount\":973,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg\",\"articleSection\":[\"General\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\",\"url\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\",\"name\":\"Back-End Design Turns Concepts into Silicon Reality\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg\",\"datePublished\":\"2026-04-17T14:42:48+00:00\",\"description\":\"Turn RTL into silicon with expert back end design covering floorplanning, placement, routing, timing closure and sign off for high performance production ready chips.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg\",\"width\":768,\"height\":431,\"caption\":\"Back-End Design Turns Concepts into Silicon Reality\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Back-End Design Turns Concepts into Silicon Reality\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656\",\"name\":\"Bharath\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"caption\":\"Bharath\"},\"sameAs\":[\"http:\/\/www.chipedge.com\"],\"url\":\"https:\/\/chipedge.com\/resources\/author\/bharath\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Back-End Design Turns Concepts into Silicon Reality","description":"Turn RTL into silicon with expert back end design covering floorplanning, placement, routing, timing closure and sign off for high performance production ready chips.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/","og_locale":"en_US","og_type":"article","og_title":"Back-End Design Turns Concepts into Silicon Reality","og_description":"Turn RTL into silicon with expert back end design covering floorplanning, placement, routing, timing closure and sign off for high performance production ready chips.","og_url":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/","og_site_name":"chipedge","article_published_time":"2026-04-17T14:42:48+00:00","og_image":[{"width":768,"height":431,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg","type":"image\/jpeg"}],"author":"Bharath","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Bharath","Est. reading time":"5 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/"},"author":{"name":"Bharath","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656"},"headline":"Back-End Design Turns Concepts into Silicon Reality","datePublished":"2026-04-17T14:42:48+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/"},"wordCount":973,"commentCount":0,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg","articleSection":["General"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/","url":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/","name":"Back-End Design Turns Concepts into Silicon Reality","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg","datePublished":"2026-04-17T14:42:48+00:00","description":"Turn RTL into silicon with expert back end design covering floorplanning, placement, routing, timing closure and sign off for high performance production ready chips.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-80.jpg","width":768,"height":431,"caption":"Back-End Design Turns Concepts into Silicon Reality"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/back-end-design-turns-concepts-into-silicon-reality\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Back-End Design Turns Concepts into Silicon Reality"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656","name":"Bharath","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","caption":"Bharath"},"sameAs":["http:\/\/www.chipedge.com"],"url":"https:\/\/chipedge.com\/resources\/author\/bharath\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/41231","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=41231"}],"version-history":[{"count":2,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/41231\/revisions"}],"predecessor-version":[{"id":41234,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/41231\/revisions\/41234"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/41233"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=41231"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=41231"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=41231"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}