{"id":41139,"date":"2026-04-16T14:48:40","date_gmt":"2026-04-16T14:48:40","guid":{"rendered":"https:\/\/chipedge.com\/resources\/?p=41139"},"modified":"2026-04-16T14:48:40","modified_gmt":"2026-04-16T14:48:40","slug":"understanding-fpga-design-methodology-in-vlsi","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/","title":{"rendered":"Understanding FPGA Design Methodology in VLSI"},"content":{"rendered":"

What Design Methodology Means\u00a0<\/b><\/h2>\n

Design methodology is basically how you avoid getting lost when FPGA designs start getting complicated. If you just start coding without any plan, things usually look fine in the beginning, but later debugging becomes painful. Most FPGA work is not just writing HDL, it\u2019s about how you approach the whole flow from thinking to implementation. In real projects, especially in VLSI work, people quickly realise that random coding doesn\u2019t scale. Small mistakes become timing issues later, or integration problems when everything is put together. Methodology is just the habit of doing things in a structured way so you don\u2019t end up fixing the same problems again and again. It makes the whole process more predictable, even when the design itself is complex.<\/span><\/p>\n

Importance of Structured Approach\u00a0<\/b><\/h2>\n

Structure is what keeps FPGA projects from turning into chaos. When designs are small, you might not feel it, but once multiple modules start interacting, things get messy quickly. Without structure, debugging becomes like searching everywhere at once. In real work, engineers usually split designs into smaller parts so each block is easier to understand and test. It also helps when more than one person is working on the same project. Everyone knows what they are responsible for, and integration becomes less painful. When structure is missing, even simple bugs take longer to find because everything feels connected. With structure, at least you know where to start looking.\u00a0<\/span><\/p>\n

Design Planning Phase\u00a0<\/b><\/h2>\n

Planning is usually the part people try to skip, but that\u2019s where most problems actually get avoided. Before writing code, you need to at least know what you are building, what speed it needs to run at, and whether it even fits in the FPGA you are using. A simple block diagram usually helps more than expected because it shows how data is flowing between modules. Without that, you end up discovering issues during implementation, which is the worst time to fix them. In real projects, once coding starts without planning, changes keep coming back again and again, and the design never really settles. Good planning doesn\u2019t remove all problems, but it reduces last-minute surprises.\u00a0<\/span><\/p>\n

Development and Coding Phase<\/b><\/h2>\n

This is where things start getting real, but also where most beginners think it\u2019s just \u201cwriting code.\u201d FPGA coding is not like software programming. You\u2019re not describing steps, you\u2019re describing hardware behavior that happens in parallel.<\/span><\/p>\n

HDL Implementation<\/b><\/h3>\n

When writing Verilog or VHDL, you slowly start understanding that style matters a lot. Two people can write the same logic, but the synthesis result can be completely different. If the code is messy, debugging later becomes painful because you can\u2019t easily trace what\u2019s happening in hardware. Also, small mistakes like incorrect assignment style or missing resets show up only after synthesis or on actual hardware. In real projects, clean code saves more time than any tool.\u00a0<\/span><\/p>\n

Modular Design\u00a0<\/b><\/h3>\n

\u00a0Most engineers don\u2019t write everything in one file once things get serious. You naturally start breaking designs into smaller blocks like FIFOs, controllers, or interface modules. It just becomes easier to handle that way. Each module can be tested separately, which avoids confusion later when everything is connected. If something breaks, you don\u2019t have to check the whole design \u2014 you already know which block is responsible. That alone saves a lot of debugging time in bigger projects.<\/span><\/p>\n

Simulation and Validation\u00a0<\/b><\/h2>\n

Simulation is where you catch most of the obvious mistakes before they become real problems. You run test cases, check waveforms, and try different inputs. Sometimes everything looks perfect in simulation, but the hardware still behaves differently later. That usually happens when timing or reset behavior isn\u2019t handled properly. Still, simulation is the first filter. It saves you from wasting time on hardware debugging for simple issues. Most engineers rely heavily on it because fixing things on hardware takes much longer.\u00a0<\/span><\/p>\n

Implementation Strategy\u00a0<\/b><\/h2>\n

Once simulation is fine, you move to synthesis and implementation, and this is where reality starts hitting. Even if your code is correct, timing may fail because signals are taking longer paths than expected. You look at reports, see where delays are coming from, and start adjusting design or constraints. Sometimes the issue is in logic, sometimes in placement. It usually takes a few iterations before things stabilize. Nothing works perfectly in the first run here, especially in larger designs.\u00a0<\/span><\/p>\n

Optimization Techniques<\/b><\/h2>\n

Optimization comes only after the design actually works. Before that, it doesn\u2019t make much sense to optimize anything. Once things are stable, you start looking at what is consuming too many resources or slowing down timing. Sometimes you reduce logic, sometimes you pipeline parts of the design, and sometimes you just adjust constraints. It\u2019s not about making everything perfect, just removing the real bottlenecks. Most of the time, improving one part creates another trade-off somewhere else, so it becomes a balancing act.<\/span><\/p>\n

Iterative Design Improvements\u00a0<\/b><\/h2>\n

FPGA Design flow in vlsi<\/span><\/a> is never really done in one shot. You build something, test it, fix issues, and repeat. Every cycle teaches you something new about the design. Sometimes a problem that took hours to solve turns out to be a small oversight in reset or timing. Over time, you start predicting these issues earlier, so debugging becomes faster. This repeated cycle is just part of the work, not something unusual. In real projects, improvement always comes step by step.<\/span><\/p>\n

Building Efficient Methodology\u00a0<\/b><\/h2>\n

After working on a few designs, you naturally start creating your own flow. You reuse scripts, templates, and test setups because doing everything manually every time becomes slow. In team environments, everyone follows similar practices so designs don\u2019t break during integration. Automation also becomes useful when projects grow, especially for running builds and checking reports. The goal is not to make things perfect, but to make them consistent and less error-prone. Over time, this kind of workflow becomes more important than the actual code itself.<\/span><\/p>\n","protected":false},"excerpt":{"rendered":"

What Design Methodology Means\u00a0 Design methodology is basically how you avoid getting lost when FPGA designs start getting complicated. If […]<\/p>\n","protected":false},"author":5,"featured_media":41141,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"default","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"set","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[10],"tags":[],"class_list":["post-41139","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-general"],"acf":[],"yoast_head":"\nUnderstanding FPGA Design Methodology in VLSI<\/title>\n<meta name=\"description\" content=\"Master FPGA design methodology in VLSI with structured flow, coding, simulation, and optimization techniques to build efficient, scalable, and error-free designs.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Understanding FPGA Design Methodology in VLSI\" \/>\n<meta property=\"og:description\" content=\"Master FPGA design methodology in VLSI with structured flow, coding, simulation, and optimization techniques to build efficient, scalable, and error-free designs.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2026-04-16T14:48:40+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"768\" \/>\n\t<meta property=\"og:image:height\" content=\"431\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Bharath\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Bharath\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"5 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\"},\"author\":{\"name\":\"Bharath\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656\"},\"headline\":\"Understanding FPGA Design Methodology in VLSI\",\"datePublished\":\"2026-04-16T14:48:40+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\"},\"wordCount\":999,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg\",\"articleSection\":[\"General\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\",\"url\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\",\"name\":\"Understanding FPGA Design Methodology in VLSI\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg\",\"datePublished\":\"2026-04-16T14:48:40+00:00\",\"description\":\"Master FPGA design methodology in VLSI with structured flow, coding, simulation, and optimization techniques to build efficient, scalable, and error-free designs.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg\",\"width\":768,\"height\":431},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Understanding FPGA Design Methodology in VLSI\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656\",\"name\":\"Bharath\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g\",\"caption\":\"Bharath\"},\"sameAs\":[\"http:\/\/www.chipedge.com\"],\"url\":\"https:\/\/chipedge.com\/resources\/author\/bharath\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Understanding FPGA Design Methodology in VLSI","description":"Master FPGA design methodology in VLSI with structured flow, coding, simulation, and optimization techniques to build efficient, scalable, and error-free designs.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/","og_locale":"en_US","og_type":"article","og_title":"Understanding FPGA Design Methodology in VLSI","og_description":"Master FPGA design methodology in VLSI with structured flow, coding, simulation, and optimization techniques to build efficient, scalable, and error-free designs.","og_url":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/","og_site_name":"chipedge","article_published_time":"2026-04-16T14:48:40+00:00","og_image":[{"width":768,"height":431,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg","type":"image\/jpeg"}],"author":"Bharath","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Bharath","Est. reading time":"5 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/"},"author":{"name":"Bharath","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656"},"headline":"Understanding FPGA Design Methodology in VLSI","datePublished":"2026-04-16T14:48:40+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/"},"wordCount":999,"commentCount":0,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg","articleSection":["General"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/","url":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/","name":"Understanding FPGA Design Methodology in VLSI","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg","datePublished":"2026-04-16T14:48:40+00:00","description":"Master FPGA design methodology in VLSI with structured flow, coding, simulation, and optimization techniques to build efficient, scalable, and error-free designs.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2026\/04\/blog-56-april.jpg","width":768,"height":431},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/understanding-fpga-design-methodology-in-vlsi\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Understanding FPGA Design Methodology in VLSI"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/92c7a497cf50673e1a70c70241776656","name":"Bharath","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/bd8911ea84495e1fb12b4fb607c4a8205c01edaf4ee976d70adb31894e427079?s=96&d=mm&r=g","caption":"Bharath"},"sameAs":["http:\/\/www.chipedge.com"],"url":"https:\/\/chipedge.com\/resources\/author\/bharath\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/41139","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/5"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=41139"}],"version-history":[{"count":2,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/41139\/revisions"}],"predecessor-version":[{"id":41142,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/41139\/revisions\/41142"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/41141"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=41139"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=41139"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=41139"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}