{"id":36903,"date":"2024-10-22T04:51:35","date_gmt":"2024-10-22T04:51:35","guid":{"rendered":"https:\/\/chipedge.com\/?p=36903"},"modified":"2025-11-13T13:40:48","modified_gmt":"2025-11-13T13:40:48","slug":"understanding-erc-in-vlsi-design","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/","title":{"rendered":"Understanding ERC in VLSI Design"},"content":{"rendered":"

PM Modi stated at <\/span>SEMICON India<\/span><\/a> 2024 that India is now the eighth nation in the world to host a semiconductor-related event. The occasion highlighted India’s goal of becoming a global hub for semiconductors, which means more integrated circuits will be designed and manufactured locally, strengthening the country\u2019s position in the global semiconductor supply chain and reducing dependency on imports. The growing demand for integrated circuits also calls for more focus on functionality, reliability, and manufacturability.\u00a0<\/span><\/p>\n

ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints, helping to identify and rectify potential issues before manufacturing, thereby enhancing reliability and performance.<\/span><\/p>\n

This article will highlight the purpose and advantages of having ERC involved in the design and verification process. It will further discuss the errors that can be detected with the help of ERC.\u00a0<\/span><\/p>\n

What is ERC in VLSI?<\/span><\/h2>\n

ERC is used to ensure that the electrical characteristics of a design meet specific standards and do not violate any electrical rules set by the design environment or technology. Some of the common checks performed during this process include ensuring proper connectivity between components, checking for issues like floating nodes, short circuits, and incorrect pin assignments, and verifying that signal integrity requirements are met.\u00a0<\/span><\/p>\n

Advantages of ERC in VLSI<\/span><\/h2>\n

Error Detection<\/span><\/h3>\n

ERC helps identify potential electrical issues in the design, such as floating nodes, short circuits, and incorrect pin assignments, which can prevent costly errors during manufacturing.<\/span><\/p>\n

Improved Reliability<\/span><\/h3>\n

By ensuring that designs adhere to electrical specifications, ERC enhances the reliability of the final product, reducing the likelihood of failures in the field.<\/span><\/p>\n

Compliance with Standards<\/span><\/h3>\n

ERC ensures that designs comply with industry standards and regulations, which is essential for maintaining quality and safety in electronic products.<\/span><\/p>\n

Cost Savings<\/span><\/h3>\n

Early detection of issues through ERC can lead to significant cost savings by minimizing rework and reducing the risk of producing defective chips.<\/span><\/p>\n

Enhanced Performance<\/span><\/h3>\n

By verifying electrical characteristics, ERC can help optimize performance metrics such as signal integrity and power consumption, leading to more efficient designs.<\/span><\/p>\n

Streamlined Design Process<\/span><\/h3>\n

Integrating ERC into the design flow can streamline the verification process, allowing designers to focus on innovation rather than troubleshooting errors later in development.<\/span><\/p>\n

Risk Mitigation<\/span><\/h3>\n

By identifying potential problems before fabrication, ERC reduces the risk associated with launching new products, ensuring a smoother path to market.<\/span><\/p>\n

Common Errors Detected by ERC<\/span><\/h2>\n
    \n
  1. Floating Nodes:<\/b> Nodes that are not connected to any power or ground can lead to unpredictable behavior in the circuit.<\/span><\/li>\n
  2. Short Circuits:<\/b> Unintended connections between different nets can cause excessive current flow, potentially damaging components.<\/span><\/li>\n
  3. Incorrect Pin Assignments:<\/b> Errors in pin connections can lead to malfunctioning devices, as signals may not reach their intended destinations.<\/span><\/li>\n
  4. Overlapping Components:<\/b> Components that overlap can cause physical conflicts during fabrication, leading to defects.<\/span><\/li>\n
  5. Unconnected Inputs:<\/b> Inputs that are left unconnected can lead to undefined states in logic circuits.<\/span><\/li>\n
  6. Voltage Level Violations:<\/b> Signals that exceed specified voltage levels can damage components or lead to incorrect operation.<\/span><\/li>\n
  7. Insufficient Drive Strength:<\/b> If a driver cannot provide enough current to drive a load, it may result in signal integrity issues.<\/span><\/li>\n
  8. Timing Violations:<\/b> Issues related to setup and hold times can affect the proper functioning of flip-flops and other sequential elements.<\/span><\/li>\n
  9. Power Integrity Issues:<\/b> Problems related to power distribution, such as excessive voltage drop or inadequate decoupling, can affect circuit performance.<\/span><\/li>\n
  10. Design Rule Violations:<\/b> Errors that violate specific design rules set forth by the technology used for fabrication, such as minimum spacing or width requirements.<\/span><\/li>\n<\/ol>\n

    In the rapidly evolving landscape of semiconductor design, Electrical Rule Checking (ERC) plays a crucial role in ensuring the reliability and functionality of integrated circuits. By identifying potential issues early in the design process, ERC not only enhances product quality but also fosters innovation by allowing designers to focus on creativity rather than troubleshooting. As the demand for integrated circuits grows, the need for robust verification processes becomes increasingly vital.<\/span><\/p>\n

    For those interested in delving deeper into this field, pursuing a <\/span>VLSI course<\/span><\/a> offline or a <\/span>VLSI online course<\/span><\/a> can provide invaluable knowledge and skills. Institutions like ChipEdge VLSI Training Institute offer comprehensive programs tailored for both students and working professionals, ensuring you gain expertise in the latest technologies and methodologies.\u00a0<\/span><\/p>\n

    Equip yourself for a successful career in semiconductor design by enrolling in a <\/span>VLSI design course<\/span><\/a> today!<\/span><\/p>\n","protected":false},"excerpt":{"rendered":"

    PM Modi stated at SEMICON India 2024 that India is now the eighth nation in the world to host a […]<\/p>\n","protected":false},"author":19,"featured_media":36904,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"default","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"default","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"set","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[17],"tags":[],"class_list":["post-36903","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-vlsi-career"],"acf":[],"yoast_head":"\nUnderstanding ERC in VLSI Design<\/title>\n<meta name=\"description\" content=\"ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints like floating nodes, short circuits etc.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Understanding ERC in VLSI Design\" \/>\n<meta property=\"og:description\" content=\"ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints like floating nodes, short circuits etc.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2024-10-22T04:51:35+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-11-13T13:40:48+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"2240\" \/>\n\t<meta property=\"og:image:height\" content=\"1260\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Raghav M\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Raghav M\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\"},\"author\":{\"name\":\"Raghav M\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703\"},\"headline\":\"Understanding ERC in VLSI Design\",\"datePublished\":\"2024-10-22T04:51:35+00:00\",\"dateModified\":\"2025-11-13T13:40:48+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\"},\"wordCount\":726,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg\",\"articleSection\":[\"VLSI Career\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\",\"url\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\",\"name\":\"Understanding ERC in VLSI Design\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg\",\"datePublished\":\"2024-10-22T04:51:35+00:00\",\"dateModified\":\"2025-11-13T13:40:48+00:00\",\"description\":\"ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints like floating nodes, short circuits etc.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg\",\"width\":2240,\"height\":1260,\"caption\":\"what is erc in vlsi\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Understanding ERC in VLSI Design\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703\",\"name\":\"Raghav M\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"caption\":\"Raghav M\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/raghav-m\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Understanding ERC in VLSI Design","description":"ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints like floating nodes, short circuits etc.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/","og_locale":"en_US","og_type":"article","og_title":"Understanding ERC in VLSI Design","og_description":"ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints like floating nodes, short circuits etc.","og_url":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/","og_site_name":"chipedge","article_published_time":"2024-10-22T04:51:35+00:00","article_modified_time":"2025-11-13T13:40:48+00:00","og_image":[{"width":2240,"height":1260,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg","type":"image\/jpeg"}],"author":"Raghav M","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Raghav M","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/"},"author":{"name":"Raghav M","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703"},"headline":"Understanding ERC in VLSI Design","datePublished":"2024-10-22T04:51:35+00:00","dateModified":"2025-11-13T13:40:48+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/"},"wordCount":726,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg","articleSection":["VLSI Career"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/","url":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/","name":"Understanding ERC in VLSI Design","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg","datePublished":"2024-10-22T04:51:35+00:00","dateModified":"2025-11-13T13:40:48+00:00","description":"ERC in VLSI ensures that the ICs are functional by verifying their design against various electrical constraints like floating nodes, short circuits etc.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/10\/Blog-feature-Image-1.jpg","width":2240,"height":1260,"caption":"what is erc in vlsi"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/understanding-erc-in-vlsi-design\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Understanding ERC in VLSI Design"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703","name":"Raghav M","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","caption":"Raghav M"},"url":"https:\/\/chipedge.com\/resources\/author\/raghav-m\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/36903","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/19"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=36903"}],"version-history":[{"count":2,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/36903\/revisions"}],"predecessor-version":[{"id":39403,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/36903\/revisions\/39403"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/36904"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=36903"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=36903"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=36903"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}