{"id":36522,"date":"2024-09-19T12:11:45","date_gmt":"2024-09-19T12:11:45","guid":{"rendered":"https:\/\/chipedge.com\/?p=36522"},"modified":"2025-09-30T06:02:44","modified_gmt":"2025-09-30T06:02:44","slug":"pll-in-vlsi-key-concepts-and-practical-applications","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/","title":{"rendered":"PLL in VLSI: Key Concepts and Practical Applications"},"content":{"rendered":"

A Phase-Locked Loop, or PLL, is a control system that locks an output signal’s phase to match the input signal’s phase. Think of it as a way to make sure that two signals stay in sync with each other, just like keeping two clocks showing the same time.<\/span><\/p>\n

With this basic understanding of PLL it’s easy to understand PLL in VLSI(Ver-Large-Scale Integration) as it works around the same basic construct.<\/span><\/p>\n

In this blog, we will learn about PLL in VLSI. As you go through the blog you will find that PLLs are not any kind of physical components that you would see on a chip, rather they are functional blocks made up of transistors and other elements in VLSI technology.\u00a0<\/span><\/p>\n

Key Components<\/span><\/h2>\n

The important components that make up the PLL are the phase detector, low pass filter, and voltage-controlled oscillator.<\/span><\/p>\n

    \n
  1. Phase Detector(PD)<\/b>: PD compares the input signal with the output signal. It tells if the output signal is ahead or behind the input signal.<\/span><\/li>\n
  2. Low Pass Filter(LPF)<\/b>: LPF cleans up the error signal generated from the phase detector. The cleaning is done by removing high-frequency noise.<\/span><\/li>\n
  3. Voltage-Controlled Oscillator (VCO)<\/b>: VCO creates a signal whose frequency is adjusted based on the input voltage. For example, if the input voltage comes in to be 3.3V then VCO calculates the output voltage proportional to input voltage.<\/span><\/li>\n<\/ol>\n

    How does PLL Work?<\/span><\/h2>\n

    There are different variations or different <\/span>design architectures<\/span><\/a> of PLLs.\u00a0<\/span><\/p>\n

    There are analog phase-locked loop (APLL), also referred to as a linear phase-locked loop (LPLL), digital phase-locked loop (DPLL), all digital phase-locked loop (ADPLL), and software phase-locked loop (SPLL). Though these PLLs vary in their internal architecture and components, they hold the same general functionality of synchronizing an output signal to a reference input signal by providing feedback control.<\/span><\/p>\n

    A PLL works by adjusting the VCO until its output matches the input signal in frequency. <\/span>As mentioned earlier, <\/span>if the input signal is 3.3 V, the output produced should match 3.3 V. If the input signal changes, the PLL quickly adjusts to keep them locked together.<\/span><\/p>\n

    PLLs and their applications don\u2019t limit themselves to just basic synchronization, they also deal with common challenges arising when transferring signals between different clock domains. PLLs provide a clean and stable clock signal in the target domain. So, what we want to say is that PLL reduces this <\/span>clock domain crossing (CDC)<\/span><\/a> problem.<\/span><\/p>\n

    Practical Applications<\/span><\/h2>\n

    PLLs are used in many electronic devices like mobile phones, televisions, radios, and Wi-Fi routers to name a few.<\/span> For example, PLL in radio will help in generating precise radio frequencies that are needed to tune the radios to a particular station.<\/span> A PLL also helps in accurate data transmission. PLLs filter out unwanted noise from signals, thus improving the performance of circuits.\u00a0<\/span><\/p>\n

    Overall, PLLs are found majorly in the following :<\/span><\/p>\n

    Microprocessors<\/b>: In CPUs, PLLs are used to generate high-frequency clock signals from low-frequency sources. This helps in boosting processing speed.<\/span><\/p>\n

    Communication Systems: <\/b>PLLs are used in mobile phones to lock carrier frequency, thus ensuring clear communication.<\/span><\/p>\n

    Audio Systems: <\/b>In terms of radio signals, PLLs reduce jitter and improve sound quality.<\/span><\/p>\n

    Conclusion<\/span><\/h2>\n

    This article covered the definition of a PLL, its key components, how it works, and its practical usage in the world of VLSI.<\/span><\/p>\n

    To get in-depth knowledge, and practical teachings of PLL in VLSI or VLSI overall, you can pursue any of the <\/span>VLSI courses online<\/span><\/a> by contacting ChipEdge, the best <\/span>VLSI training institute in Bangalore<\/span><\/a>. The institute provides a range of courses from <\/span>VLSI physical design<\/span><\/a> to VLSI course bundles and yes some free courses too.<\/span><\/p>\n","protected":false},"excerpt":{"rendered":"

    A Phase-Locked Loop, or PLL, is a control system that locks an output signal’s phase to match the input signal’s […]<\/p>\n","protected":false},"author":19,"featured_media":36297,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[10],"tags":[],"class_list":["post-36522","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-general"],"acf":[],"yoast_head":"\nPLL in VLSI: Key Concepts and Practical Applications<\/title>\n<meta name=\"description\" content=\"PLLs: Understanding what PLL in VLSI is, its key concepts as to how it synchronizes, components, workings, and practical applications.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"PLL in VLSI: Key Concepts and Practical Applications\" \/>\n<meta property=\"og:description\" content=\"PLLs: Understanding what PLL in VLSI is, its key concepts as to how it synchronizes, components, workings, and practical applications.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2024-09-19T12:11:45+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-09-30T06:02:44+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1920\" \/>\n\t<meta property=\"og:image:height\" content=\"1080\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Raghav M\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Raghav M\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\"},\"author\":{\"name\":\"Raghav M\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703\"},\"headline\":\"PLL in VLSI: Key Concepts and Practical Applications\",\"datePublished\":\"2024-09-19T12:11:45+00:00\",\"dateModified\":\"2025-09-30T06:02:44+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\"},\"wordCount\":610,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg\",\"articleSection\":[\"General\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\",\"url\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\",\"name\":\"PLL in VLSI: Key Concepts and Practical Applications\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg\",\"datePublished\":\"2024-09-19T12:11:45+00:00\",\"dateModified\":\"2025-09-30T06:02:44+00:00\",\"description\":\"PLLs: Understanding what PLL in VLSI is, its key concepts as to how it synchronizes, components, workings, and practical applications.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg\",\"width\":1920,\"height\":1080,\"caption\":\"PLL in VLSI\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"PLL in VLSI: Key Concepts and Practical Applications\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703\",\"name\":\"Raghav M\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"caption\":\"Raghav M\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/raghav-m\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"PLL in VLSI: Key Concepts and Practical Applications","description":"PLLs: Understanding what PLL in VLSI is, its key concepts as to how it synchronizes, components, workings, and practical applications.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/","og_locale":"en_US","og_type":"article","og_title":"PLL in VLSI: Key Concepts and Practical Applications","og_description":"PLLs: Understanding what PLL in VLSI is, its key concepts as to how it synchronizes, components, workings, and practical applications.","og_url":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/","og_site_name":"chipedge","article_published_time":"2024-09-19T12:11:45+00:00","article_modified_time":"2025-09-30T06:02:44+00:00","og_image":[{"width":1920,"height":1080,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg","type":"image\/jpeg"}],"author":"Raghav M","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Raghav M","Est. reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/"},"author":{"name":"Raghav M","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703"},"headline":"PLL in VLSI: Key Concepts and Practical Applications","datePublished":"2024-09-19T12:11:45+00:00","dateModified":"2025-09-30T06:02:44+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/"},"wordCount":610,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg","articleSection":["General"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/","url":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/","name":"PLL in VLSI: Key Concepts and Practical Applications","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg","datePublished":"2024-09-19T12:11:45+00:00","dateModified":"2025-09-30T06:02:44+00:00","description":"PLLs: Understanding what PLL in VLSI is, its key concepts as to how it synchronizes, components, workings, and practical applications.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2024\/08\/DONT-DELETE-THIS-5.jpg","width":1920,"height":1080,"caption":"PLL in VLSI"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/pll-in-vlsi-key-concepts-and-practical-applications\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"PLL in VLSI: Key Concepts and Practical Applications"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703","name":"Raghav M","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","caption":"Raghav M"},"url":"https:\/\/chipedge.com\/resources\/author\/raghav-m\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/36522","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/19"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=36522"}],"version-history":[{"count":1,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/36522\/revisions"}],"predecessor-version":[{"id":38489,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/36522\/revisions\/38489"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/36297"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=36522"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=36522"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=36522"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}