{"id":29072,"date":"2023-12-19T08:09:47","date_gmt":"2023-12-19T08:09:47","guid":{"rendered":"https:\/\/chipedge.com\/?p=29072"},"modified":"2025-11-14T09:37:47","modified_gmt":"2025-11-14T09:37:47","slug":"deconstructing-the-vlsi-design-flow","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/","title":{"rendered":"Deconstructing the VLSI Design Flow"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

VLSI design is the process of creating integrated circuits (ICs) with millions of transistors on a single chip. These chips are the building blocks of modern technology, powering everything from smartphones and computers to medical devices and automobiles. Designing VLSI chips is a complex and challenging task, requiring a well-defined process known as the VLSI design flow.<\/span><\/p>

In this article, we will briefly touch upon the various stages that collectively form the VLSI design flow and their significance.\u00a0<\/span><\/p>

Stages of the VLSI Design Flow<\/strong><\/h2>

\"VLSI<\/p>

Specification & Architecture: Defining the Blueprint<\/strong><\/h3>

The VLSI design flow sequence begins with defining the chip’s desired functionality and behavior. This is captured in formal specifications, outlining the chip’s purpose, performance, and interface requirements. Architectural exploration follows, where various design alternatives are evaluated and optimized for factors like performance, power consumption, and area.<\/span><\/p>

\"Job-Oriented<\/a><\/p>

Design Entry: Translating Ideas into Reality<\/strong><\/h3>

The chosen architecture is then translated into concrete design elements. RTL coding and schematic capture are two of the techniques used to capture the functionality of various components and their interactions while ensuring the placement and connection of pre-designed circuit blocks achieve the desired functionality.<\/span><\/p>

Functional Verification<\/strong><\/h3>

Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications. This involves simulating the design’s behavior with various input stimuli\u00a0 and verifying its outputs against the expected results. Different verification techniques are employed, such as simulation, formal verification, and static analysis, to achieve comprehensive coverage.<\/span><\/p>

Synthesis: Transforming Logic into Circuits<\/strong><\/h3>

Synthesis takes the design described in RTL and converts it into a netlist of logic gates and interconnections. This netlist represents the actual circuit implementation that will be fabricated on the silicon chip. Different optimization techniques are used during synthesis to achieve desired performance, power, and area constraints.<\/span><\/p>

VLSI Physical Design<\/a>: Placing and Routing<\/strong><\/h3>

The netlist obtained from synthesis is then transformed into a physical layout on the chip, This involves two key steps called placement and routing respectively. They deal with the physical placement of logic gates and circuit components while also ensuring the routing\u00a0 of key components adheres to design rules and meets performance,power and area parameters.<\/span><\/p>

\"weekend<\/p>

Design Validation & Sign-off<\/strong><\/h3>

Design verification in VLSI<\/span> is carried out to ensure the layout is correct and meets all design rules. This includes power analysis, timing analysis, and design rule checking (DRC) to identify errors or potential issues. Once all checks are completed, the design \u00a0 is signed off for fabrication.<\/span><\/p>

Fabrication & Packaging: Bringing the Design to Life<\/strong><\/h3>

The validated design layout is then used to manufacture the actual ICs. This complex process involves photolithography, etching, and deposition of various materials to create the desired circuit patterns on the silicon wafer. Finally, the individual chips are diced, packaged, and tested before being shipped to customers.<\/span><\/p>

VLSI design flow plays a vital role in ensuring the success of modern integrated circuits. By providing a structured and systematic approach to design, it helps to achieve high levels of functionality, performance, efficiency, and reliability. The continual evolution of the VLSI design flow will continue to drive the advancement of technology and pave the way for even more powerful and sophisticated electronic devices in the future. To stay on course with the advancing technology, it becomes important for the students and professionals in the industry to gain thorough knowledge regarding VLSI, enroll in our <\/span>VLSI design course<\/span><\/a>, and equip yourself with the knowledge of the future.<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore Self Paced VLSI Courses<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

VLSI design is the process of creating integrated circuits (ICs) with millions of transistors on a single chip. These chips […]<\/p>\n","protected":false},"author":3,"featured_media":29074,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[8],"tags":[],"class_list":["post-29072","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-design-verification"],"acf":[],"yoast_head":"\nDeconstructing the VLSI Design Flow<\/title>\n<meta name=\"description\" content=\"Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Deconstructing the VLSI Design Flow\" \/>\n<meta property=\"og:description\" content=\"Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2023-12-19T08:09:47+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-11-14T09:37:47+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp\" \/>\n\t<meta property=\"og:image:width\" content=\"2560\" \/>\n\t<meta property=\"og:image:height\" content=\"1708\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/webp\" \/>\n<meta name=\"author\" content=\"Akshaya Hegde\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Akshaya Hegde\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\"},\"author\":{\"name\":\"Akshaya Hegde\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25\"},\"headline\":\"Deconstructing the VLSI Design Flow\",\"datePublished\":\"2023-12-19T08:09:47+00:00\",\"dateModified\":\"2025-11-14T09:37:47+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\"},\"wordCount\":586,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp\",\"articleSection\":[\"Design Verification\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\",\"url\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\",\"name\":\"Deconstructing the VLSI Design Flow\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp\",\"datePublished\":\"2023-12-19T08:09:47+00:00\",\"dateModified\":\"2025-11-14T09:37:47+00:00\",\"description\":\"Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp\",\"width\":2560,\"height\":1708,\"caption\":\"VLSI design flow\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Deconstructing the VLSI Design Flow\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25\",\"name\":\"Akshaya Hegde\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g\",\"caption\":\"Akshaya Hegde\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/akshaya\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Deconstructing the VLSI Design Flow","description":"Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/","og_locale":"en_US","og_type":"article","og_title":"Deconstructing the VLSI Design Flow","og_description":"Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications.","og_url":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/","og_site_name":"chipedge","article_published_time":"2023-12-19T08:09:47+00:00","article_modified_time":"2025-11-14T09:37:47+00:00","og_image":[{"width":2560,"height":1708,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp","type":"image\/webp"}],"author":"Akshaya Hegde","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Akshaya Hegde","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/"},"author":{"name":"Akshaya Hegde","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25"},"headline":"Deconstructing the VLSI Design Flow","datePublished":"2023-12-19T08:09:47+00:00","dateModified":"2025-11-14T09:37:47+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/"},"wordCount":586,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp","articleSection":["Design Verification"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/","url":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/","name":"Deconstructing the VLSI Design Flow","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp","datePublished":"2023-12-19T08:09:47+00:00","dateModified":"2025-11-14T09:37:47+00:00","description":"Functional verification is a crucial step in the VLSI Design flow sequence as it ensures the design meets its specifications.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/mainboard-abstract-illustration_11zon_11zon-scaled-1.webp","width":2560,"height":1708,"caption":"VLSI design flow"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/deconstructing-the-vlsi-design-flow\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Deconstructing the VLSI Design Flow"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25","name":"Akshaya Hegde","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g","caption":"Akshaya Hegde"},"url":"https:\/\/chipedge.com\/resources\/author\/akshaya\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/29072","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=29072"}],"version-history":[{"count":6,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/29072\/revisions"}],"predecessor-version":[{"id":39649,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/29072\/revisions\/39649"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/29074"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=29072"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=29072"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=29072"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}