{"id":28719,"date":"2023-12-07T08:27:14","date_gmt":"2023-12-07T08:27:14","guid":{"rendered":"https:\/\/chipedge.com\/?p=28719"},"modified":"2025-11-13T09:55:49","modified_gmt":"2025-11-13T09:55:49","slug":"role-of-dft-in-the-chip-life-cycle","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/","title":{"rendered":"Role of DFT in the Chip Life Cycle"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

According to a report by <\/span>MMR<\/span><\/a>, the VLSI semiconductor industry was worth US$ 53.93 billion in 2022, and total VLSI revenue is expected to grow at a rate of 6.0% CAGR from 2023 to 2029, reaching almost US$ 81.09 billion in 2029.<\/span><\/p>

While catering to such a massive market it is imperative to run specialized quality checks to ensure that quality is not compromised due to the huge volume. This is where “DFT” which stands for \u201cDesign for Testability\u201d comes into play, to ensure that the product adheres to testability standards.<\/span><\/p>

In this article, we will be talking about DFT which serves a critical function in the chip life cycle that ensures the efficiency and accuracy of testing procedures. As the complexity and intricacy of integrated circuits continue to soar, the significance of DFT in the chip manufacturing process becomes increasingly important.<\/span><\/p>

Understanding DFT<\/strong><\/h2>

It encompasses various <\/span>vlsi design methodologies<\/span><\/a> and techniques integrated into the design phase to facilitate easier, more thorough testing of the final chip product. It involves implementing specific structures, logic, and functionalities within the chip’s architecture to enable comprehensive testing coverage during production.<\/span><\/p>

Key Functions of DFT<\/strong><\/h2>

Testability Enhancement<\/strong><\/h3>

DFT techniques aim to enhance the testability of chips by inserting specific test structures like scan chains, built-in self-test (BIST) circuits, and boundary scan cells. These structures aid in validating the functionality of individual components and the chip as a whole.<\/span><\/p>

Fault Detection and Diagnosis<\/strong><\/h3>

Design for testablity facilitates the identification and isolation of faults within the chip. Through techniques like scan chains, it enables the application of test patterns and the observation of responses, aiding in pointing the defects and understanding their root causes.<\/span><\/p>

\"Job-Oriented<\/a><\/p>

Yield Improvement<\/strong><\/h3>

By ensuring efficient and comprehensive testing, this approach contributes significantly to enhancing the overall yield during chip production. It makes it easier to isolate faults to specific locations in the circuit, which can help to speed up the debugging process and reduce the cost of rework<\/span><\/p>

Integration with Chip Life Cycle<\/strong><\/h2>

DFT is an integral part of the chip life cycle, seamlessly blending into various stages from conception to production<\/span><\/p>

Design Phase<\/strong><\/h3>

During chip design, it\u2019s\u00a0 considerations are incorporated to ensure that the chip is testable without compromising its functionality. This phase involves the insertion of test structures and the development of testing methodologies.<\/span><\/p>

\"weekend<\/a><\/p>

Verification and Validation<\/strong><\/h3>

It plays a crucial role in the verification and validation process, where test patterns are generated and applied to confirm the chip’s adherence to design specifications.<\/span><\/p>

Manufacturing and Test<\/strong><\/h3>

In the manufacturing phase, DFT facilitates the execution of tests on fabricated chips. It enables rapid identification of defects, allowing for necessary corrective measures before mass production.<\/span><\/p>

Post-Silicon Debugging<\/strong><\/h3>

Even after a chip is manufactured, it aids in post-silicon debugging, allowing engineers to diagnose and rectify any issues that might arise during real-world operation. It is a critical step in the IC development process, as it helps to ensure that the IC meets its functional and performance specifications.<\/span><\/p>

Design for testability stands as an indispensable aspect of the chip life cycle, ensuring the reliability, functionality, and quality of semiconductor products. Its integration at various stages of chip development and manufacturing significantly contributes to the efficiency, accuracy, and overall success of the final product, making it a crucial aspect in the world of semiconductor technology.<\/span><\/p>

Learning DFT is significant for individuals who are looking to build a career in the semiconductor industry. A <\/span>DFT course<\/span><\/a> will give a comprehensive idea regarding the role it plays in IC design and testing. To learn more about the nuances of DFT and associated subjects enroll yourself at ChipEdge, a <\/span>vlsi training institute in Bangalore<\/span>.<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore Self Paced VLSI Courses<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

According to a report by MMR, the VLSI semiconductor industry was worth US$ 53.93 billion in 2022, and total VLSI […]<\/p>\n","protected":false},"author":16,"featured_media":28720,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[7],"tags":[],"class_list":["post-28719","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-design-for-test"],"acf":[],"yoast_head":"\nRole of DFT in the Chip Life Cycle<\/title>\n<meta name=\"description\" content=\"DFT forms an integral part of the VLSI industry especially in developing test programs and as an interface for test applications.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Role of DFT in the Chip Life Cycle\" \/>\n<meta property=\"og:description\" content=\"DFT forms an integral part of the VLSI industry especially in developing test programs and as an interface for test applications.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2023-12-07T08:27:14+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-11-13T09:55:49+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp\" \/>\n\t<meta property=\"og:image:width\" content=\"2560\" \/>\n\t<meta property=\"og:image:height\" content=\"1463\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/webp\" \/>\n<meta name=\"author\" content=\"Mittu George\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Mittu George\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\"},\"author\":{\"name\":\"Mittu George\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/bf159d0aa37961d64a4a2129333b1d82\"},\"headline\":\"Role of DFT in the Chip Life Cycle\",\"datePublished\":\"2023-12-07T08:27:14+00:00\",\"dateModified\":\"2025-11-13T09:55:49+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\"},\"wordCount\":615,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp\",\"articleSection\":[\"Design for Test\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\",\"url\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\",\"name\":\"Role of DFT in the Chip Life Cycle\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp\",\"datePublished\":\"2023-12-07T08:27:14+00:00\",\"dateModified\":\"2025-11-13T09:55:49+00:00\",\"description\":\"DFT forms an integral part of the VLSI industry especially in developing test programs and as an interface for test applications.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp\",\"width\":2560,\"height\":1463,\"caption\":\"DFT\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Role of DFT in the Chip Life Cycle\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/bf159d0aa37961d64a4a2129333b1d82\",\"name\":\"Mittu George\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/b8e013e408c2568b6d9f70f14095afbec959e84ab2f4950e043ebf758faef1fb?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/b8e013e408c2568b6d9f70f14095afbec959e84ab2f4950e043ebf758faef1fb?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/b8e013e408c2568b6d9f70f14095afbec959e84ab2f4950e043ebf758faef1fb?s=96&d=mm&r=g\",\"caption\":\"Mittu George\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/mittu\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Role of DFT in the Chip Life Cycle","description":"DFT forms an integral part of the VLSI industry especially in developing test programs and as an interface for test applications.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/","og_locale":"en_US","og_type":"article","og_title":"Role of DFT in the Chip Life Cycle","og_description":"DFT forms an integral part of the VLSI industry especially in developing test programs and as an interface for test applications.","og_url":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/","og_site_name":"chipedge","article_published_time":"2023-12-07T08:27:14+00:00","article_modified_time":"2025-11-13T09:55:49+00:00","og_image":[{"width":2560,"height":1463,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp","type":"image\/webp"}],"author":"Mittu George","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Mittu George","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/"},"author":{"name":"Mittu George","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/bf159d0aa37961d64a4a2129333b1d82"},"headline":"Role of DFT in the Chip Life Cycle","datePublished":"2023-12-07T08:27:14+00:00","dateModified":"2025-11-13T09:55:49+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/"},"wordCount":615,"commentCount":0,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp","articleSection":["Design for Test"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/","url":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/","name":"Role of DFT in the Chip Life Cycle","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp","datePublished":"2023-12-07T08:27:14+00:00","dateModified":"2025-11-13T09:55:49+00:00","description":"DFT forms an integral part of the VLSI industry especially in developing test programs and as an interface for test applications.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/12\/technician-repairing-computer-equipment-soldering-semiconductor-innovation-generated-by-ai_11zon_11zon-scaled-1.webp","width":2560,"height":1463,"caption":"DFT"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/role-of-dft-in-the-chip-life-cycle\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Role of DFT in the Chip Life Cycle"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/bf159d0aa37961d64a4a2129333b1d82","name":"Mittu George","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/b8e013e408c2568b6d9f70f14095afbec959e84ab2f4950e043ebf758faef1fb?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/b8e013e408c2568b6d9f70f14095afbec959e84ab2f4950e043ebf758faef1fb?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/b8e013e408c2568b6d9f70f14095afbec959e84ab2f4950e043ebf758faef1fb?s=96&d=mm&r=g","caption":"Mittu George"},"url":"https:\/\/chipedge.com\/resources\/author\/mittu\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/28719","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/16"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=28719"}],"version-history":[{"count":6,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/28719\/revisions"}],"predecessor-version":[{"id":39222,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/28719\/revisions\/39222"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/28720"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=28719"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=28719"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=28719"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}