{"id":23538,"date":"2023-05-31T17:00:43","date_gmt":"2023-05-31T17:00:43","guid":{"rendered":"https:\/\/chipedge.com\/?p=23538"},"modified":"2025-11-13T09:38:54","modified_gmt":"2025-11-13T09:38:54","slug":"fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/","title":{"rendered":"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t\n

In the world of Very Large Scale Integration, where intricate electronic systems are integrated onto a single chip, ensuring reliability and efficiency is very crucial. However, VLSI circuits<\/a> are susceptible to faults that can disrupt their functionality, leading to errors and malfunctions. To address this challenge, engineers and researchers have developed techniques such as fault collapsing.\u00a0

\"Job-Oriented<\/a><\/p>\n\n\n\n

Understanding Fault Collapsing in VLSI<\/h2>\n\n\n\n

Fault collapsing is a technique used to decrease the amount of faults in a specific circuit that can be targeted for testing. The purpose of using a restricted collection of solely representative defects rather than a full set of faults is to reduce the effort in many test-related tasks, such as test pattern development, fault simulation for test quality evaluation, fault diagnosis and circuit testability<\/a> evaluation are performed.\u00a0<\/p>\n\n\n\n

Fault collapsing in VLSI involves combining multiple individual faults within a circuit into a single composite fault. Rather than treating each individual fault separately, fault collapsing aims to simplify fault analysis and management by grouping similar faults together. This consolidation helps in reducing the complexity associated with fault diagnosis and increases the overall efficiency of fault mitigation techniques.<\/p>\n\n\n\n\n\n

Fault Collapsing Methods\u00a0<\/h2>\n\n\n\n

There are two types of fault collapse methods: structural and functional.\u00a0<\/p>\n\n\n\n

Structural fault collapsing uses only the topology of the circuit, whereas functional uses the functional properties of the circuit.<\/p>\n\n\n\n

These principles were expanded to include functional equivalency and functional dominance between any lines in a digital circuit, allowing the proportion of fault collapse to be enhanced.<\/p>\n\n\n\n

Simultaneously, functional fault collapse is a more complex solution that necessitates the availability of rapid commercial programmes for test creation of all stuck-at faults on every line in the circuit.\u00a0<\/p>\n\n\n\n

Also Read What is Low Power VLSI Design?<\/a>

\"weekend<\/a><\/p>\n\n\n\n

Significance of Fault Collapsing in VLSI<\/h2>\n\n\n\n
    \n
  1. VLSI circuits can contain numerous faults, and identifying and diagnosing each fault individually can be a daunting task. Fault collapsing helps in simplifying fault diagnosis by grouping faults together that share similar characteristics or originate from common causes. By collapsing multiple faults into a single composite fault, VLSI engineers<\/a> can streamline the debugging process and reduce the time and effort required for fault identification and analysis.<\/li>\n\n\n\n
  2. By collapsing multiple faults into a single fault, VLSI designers can focus on addressing the composite fault more efficiently. This approach allows them to allocate resources and implement appropriate fault mitigation strategies more effectively. By eliminating redundant fault detection and correction mechanisms for individual faults, fault collapsing improves the overall reliability and resilience of VLSI circuits.<\/li>\n\n\n\n
  3. VLSI circuits often have limited resources, including power, area, and bandwidth. It enables designers to optimize the utilization of these resources by addressing multiple faults collectively. By reducing the duplication of fault detection and correction circuitry, fault collapsing can help save valuable chip area, reduce power consumption, and improve overall performance.<\/li>\n<\/ol>\n\n\n\n

    Conclusion<\/h2>\n\n\n\n

    As the field of VLSI continues to evolve, fault collapsing will continue to play a vital role in ensuring the robustness and functionality of integrated circuits, enabling the realization of advanced electronic systems.<\/p>\n\n\n\n

    If you are interested in knowing more about digital circuits or want to make a career in the semiconductor industry, then Chipedge is the right place for you. It is one of the best training and placement institutes in Bangalore that offers several VLSI courses including job-oriented courses in Bangalore<\/a>, for both freshers as well as professionals. Contact us to know more.<\/p>\n\n\n\n

    Image Source<\/a><\/p>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

    \n\t\t\t\t
    \n\t\t\t\t\t\t\t\t\t
    \n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore Self Paced VLSI Courses<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

    In the world of Very Large Scale Integration, where intricate electronic systems are integrated onto a single chip, ensuring reliability […]<\/p>\n","protected":false},"author":17,"featured_media":25579,"comment_status":"closed","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[7],"tags":[18,24,25],"class_list":["post-23538","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-design-for-test","tag-best-vlsi-training-institute-in-bangalore","tag-job-oriented-vlsi-courses","tag-online-vlsi-training"],"acf":[],"yoast_head":"\nFault Collapsing in VLSI: Enhancing Reliability and Efficiency - chipedge<\/title>\n<meta name=\"description\" content=\"Fault collapsing is a method in VLSI for reducing the number of faults in VLSI circuits. Discover its significance in the article below.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency - chipedge\" \/>\n<meta property=\"og:description\" content=\"Fault collapsing is a method in VLSI for reducing the number of faults in VLSI circuits. Discover its significance in the article below.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2023-05-31T17:00:43+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-11-13T09:38:54+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp\" \/>\n\t<meta property=\"og:image:width\" content=\"520\" \/>\n\t<meta property=\"og:image:height\" content=\"780\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/webp\" \/>\n<meta name=\"author\" content=\"Nithika Bhasi\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Nithika Bhasi\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"3 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\"},\"author\":{\"name\":\"Nithika Bhasi\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df\"},\"headline\":\"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency\",\"datePublished\":\"2023-05-31T17:00:43+00:00\",\"dateModified\":\"2025-11-13T09:38:54+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\"},\"wordCount\":575,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp\",\"keywords\":[\"Best VLSI Training Institute in Bangalore\",\"job-oriented vlsi courses\",\"online vlsi training\"],\"articleSection\":[\"Design for Test\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\",\"url\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\",\"name\":\"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency - chipedge\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp\",\"datePublished\":\"2023-05-31T17:00:43+00:00\",\"dateModified\":\"2025-11-13T09:38:54+00:00\",\"description\":\"Fault collapsing is a method in VLSI for reducing the number of faults in VLSI circuits. Discover its significance in the article below.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp\",\"width\":520,\"height\":780},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df\",\"name\":\"Nithika Bhasi\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g\",\"caption\":\"Nithika Bhasi\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/nithika\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency - chipedge","description":"Fault collapsing is a method in VLSI for reducing the number of faults in VLSI circuits. Discover its significance in the article below.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/","og_locale":"en_US","og_type":"article","og_title":"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency - chipedge","og_description":"Fault collapsing is a method in VLSI for reducing the number of faults in VLSI circuits. Discover its significance in the article below.","og_url":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/","og_site_name":"chipedge","article_published_time":"2023-05-31T17:00:43+00:00","article_modified_time":"2025-11-13T09:38:54+00:00","og_image":[{"width":520,"height":780,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp","type":"image\/webp"}],"author":"Nithika Bhasi","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Nithika Bhasi","Est. reading time":"3 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/"},"author":{"name":"Nithika Bhasi","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df"},"headline":"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency","datePublished":"2023-05-31T17:00:43+00:00","dateModified":"2025-11-13T09:38:54+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/"},"wordCount":575,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp","keywords":["Best VLSI Training Institute in Bangalore","job-oriented vlsi courses","online vlsi training"],"articleSection":["Design for Test"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/","url":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/","name":"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency - chipedge","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp","datePublished":"2023-05-31T17:00:43+00:00","dateModified":"2025-11-13T09:38:54+00:00","description":"Fault collapsing is a method in VLSI for reducing the number of faults in VLSI circuits. Discover its significance in the article below.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/05\/pexels-athena-2582934.webp","width":520,"height":780},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/fault-collapsing-in-vlsi-enhancing-reliability-and-efficiency\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Fault Collapsing in VLSI: Enhancing Reliability and Efficiency"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df","name":"Nithika Bhasi","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g","caption":"Nithika Bhasi"},"url":"https:\/\/chipedge.com\/resources\/author\/nithika\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/23538","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/17"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=23538"}],"version-history":[{"count":3,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/23538\/revisions"}],"predecessor-version":[{"id":39199,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/23538\/revisions\/39199"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/25579"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=23538"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=23538"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=23538"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}