{"id":17895,"date":"2023-10-12T15:52:00","date_gmt":"2023-10-12T15:52:00","guid":{"rendered":"https:\/\/chipedge.com\/?p=17895"},"modified":"2025-11-05T09:34:52","modified_gmt":"2025-11-05T09:34:52","slug":"all-you-need-to-know-about-netlist-in-vlsi","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/","title":{"rendered":"All You Need to Know About Netlist in VLSI!"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Netlist contains the electrical connections between the components on the circuit board and is usually held in a textual format. In an electronic circuit netlist is the description of the connectivity of an electronic circuit it contains the list of all the electronic components in a circuit and the nodes they are connected to circuits. A net or network is a collection of two or more interconnected components in an electronic design.\u00a0<\/span><\/p>

RTL Netlist vs Synthesized Netlist\u00a0<\/b><\/h2>

The RTL code of design module is transformed into gate level netlist through the process of synthesis. <\/span>Synthesis is the most curricular step in chip designing among all other steps.\u00a0 At the synthesis process one can visualize the designs which will appear after manufacturing. The functionality of a device written in a language such as verilog or VHDL is called RTL. If it can be synthesized to convert into gate level description. After synthesizing a RTL we get a netlist which is the gate level description of the device.<\/span><\/p>

\"Self<\/span><\/a><\/p>

Flat Level Netlist vs Hierarchical Netlist\u00a0<\/b><\/h2>

Flat networks are designed to reduce the number of switches in a computer or design. It has a single device which connects the rest of the components.The debugging capacities are limited in a flat netlist, additionally synthesis tool can be used to optimize the circuit better.<\/span><\/p>

In a hierarchical design the design is separated using different switches. Moreover, the hierarchical\u00a0 network is separated into distinct layer switches each later performs a series of functions which defines its role in the network.<\/span><\/p>

Want to understand and grow your career in VLSI? Chipedge is your answer <\/span>Chipedge provides<\/span> online VLSI courses<\/span> that can help you advance your career. As one of the<\/span> top VLSI training institutes in Banglaore<\/span>, Chipedge offers multiple courses to aid its learners in understanding anything from simple to complex circuit design. The institute apart from its learning modules also provides a complimentary<\/span> 100% placement assistance<\/span> until the candidate lands a job. <\/span>Check out <\/span>VLSI course fees<\/span> and more details to register today!<\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore Job Oriented VLSI Courses<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Netlist contains the electrical connections between the components on the circuit board and is usually held in a textual format. […]<\/p>\n","protected":false},"author":2,"featured_media":26468,"comment_status":"closed","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[12],"tags":[35,18,25],"class_list":["post-17895","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-physical-design","tag-aisc-design-verification","tag-best-vlsi-training-institute-in-bangalore","tag-online-vlsi-training"],"acf":[],"yoast_head":"\nAll You Need to Know About Netlist in VLSI!<\/title>\n<meta name=\"description\" content=\"A net or network is a collection of two or more interconnected components in an electronic design. Read more about Netlist in VLSI.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"All You Need to Know About Netlist in VLSI!\" \/>\n<meta property=\"og:description\" content=\"A net or network is a collection of two or more interconnected components in an electronic design. Read more about Netlist in VLSI.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2023-10-12T15:52:00+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-11-05T09:34:52+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp\" \/>\n\t<meta property=\"og:image:width\" content=\"1332\" \/>\n\t<meta property=\"og:image:height\" content=\"888\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/webp\" \/>\n<meta name=\"author\" content=\"Meher Abhinav\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Meher Abhinav\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\"},\"author\":{\"name\":\"Meher Abhinav\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2\"},\"headline\":\"All You Need to Know About Netlist in VLSI!\",\"datePublished\":\"2023-10-12T15:52:00+00:00\",\"dateModified\":\"2025-11-05T09:34:52+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\"},\"wordCount\":350,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp\",\"keywords\":[\"aisc design verification\",\"Best VLSI Training Institute in Bangalore\",\"online vlsi training\"],\"articleSection\":[\"Physical Design\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\",\"url\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\",\"name\":\"All You Need to Know About Netlist in VLSI!\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp\",\"datePublished\":\"2023-10-12T15:52:00+00:00\",\"dateModified\":\"2025-11-05T09:34:52+00:00\",\"description\":\"A net or network is a collection of two or more interconnected components in an electronic design. Read more about Netlist in VLSI.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp\",\"width\":1332,\"height\":888,\"caption\":\"Netlist in VLSI\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"All You Need to Know About Netlist in VLSI!\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2\",\"name\":\"Meher Abhinav\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g\",\"caption\":\"Meher Abhinav\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/abhinav\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"All You Need to Know About Netlist in VLSI!","description":"A net or network is a collection of two or more interconnected components in an electronic design. Read more about Netlist in VLSI.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/","og_locale":"en_US","og_type":"article","og_title":"All You Need to Know About Netlist in VLSI!","og_description":"A net or network is a collection of two or more interconnected components in an electronic design. Read more about Netlist in VLSI.","og_url":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/","og_site_name":"chipedge","article_published_time":"2023-10-12T15:52:00+00:00","article_modified_time":"2025-11-05T09:34:52+00:00","og_image":[{"width":1332,"height":888,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp","type":"image\/webp"}],"author":"Meher Abhinav","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Meher Abhinav","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/"},"author":{"name":"Meher Abhinav","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2"},"headline":"All You Need to Know About Netlist in VLSI!","datePublished":"2023-10-12T15:52:00+00:00","dateModified":"2025-11-05T09:34:52+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/"},"wordCount":350,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp","keywords":["aisc design verification","Best VLSI Training Institute in Bangalore","online vlsi training"],"articleSection":["Physical Design"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/","url":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/","name":"All You Need to Know About Netlist in VLSI!","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp","datePublished":"2023-10-12T15:52:00+00:00","dateModified":"2025-11-05T09:34:52+00:00","description":"A net or network is a collection of two or more interconnected components in an electronic design. Read more about Netlist in VLSI.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2022\/11\/network-engineers-with-tablet-medium-shot_11zon.webp","width":1332,"height":888,"caption":"Netlist in VLSI"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/all-you-need-to-know-about-netlist-in-vlsi\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"All You Need to Know About Netlist in VLSI!"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2","name":"Meher Abhinav","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g","caption":"Meher Abhinav"},"url":"https:\/\/chipedge.com\/resources\/author\/abhinav\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/17895","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=17895"}],"version-history":[{"count":15,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/17895\/revisions"}],"predecessor-version":[{"id":38843,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/17895\/revisions\/38843"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/26468"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=17895"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=17895"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=17895"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}