{"id":17361,"date":"2022-10-22T10:38:14","date_gmt":"2022-10-22T10:38:14","guid":{"rendered":"https:\/\/chipedge.com\/?p=17361"},"modified":"2025-09-30T06:03:24","modified_gmt":"2025-09-30T06:03:24","slug":"cmos-design-what-you-must-know","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/","title":{"rendered":"CMOS Design: What You Must Know"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design<\/a>. Packages have been made smaller while maintaining affordable pricing as a result of CMOS technology combined with VLSI. Although CMOS technology is not as compact and dense as FinFET, it still plays a significant role at older technology nodes and is not anticipated to be phased out very soon. A new integrated circuit, SoC, or other components that are being created will almost certainly need to be produced utilising CMOS VLSI design.<\/span><\/p>

Digital, analog and RF Integrated Circuits<\/a> are produced utilising CMOS methods in close to 99% of all cases. Circuit simulation activities in CMOS circuit blocks will continue to be crucial as newer designs follow the trend of integration and updated CMOS architectures are developed for projects like embedded AI.<\/span><\/p>

This blog is a comprehensive guide on everything you must know about CMOS VLSI design.<\/span><\/p>

Getting Started with CMOS Design<\/span><\/h2>

Designing CMOS VLSI is comparable to building integrated circuits in a modular manner. A full integrated circuit is produced by connecting smaller circuit blocks to bigger circuit blocks, which are subsequently coupled at the system level. These more compact circuitry units may be analog, digital, or mixed-signal. The fundamental challenge in CMOS VLSI design comes in two forms. Designing and modeling both smaller circuits and bigger circuit blocks and connecting circuit blocks to form a larger system are the two forms. To create individual circuits, the first of these tasks necessitates relatively straightforward front-end circuit design and simulation work. Subsequently, these smaller circuits must be assembled into circuit blocks that carry out specific responsibilities. Creating a layout, which combines numerous circuit blocks into a system as a whole, comes next once you’ve done designing and modeling a few bigger circuit blocks. The CMOS inverter, a simple circuit combining a PMOS and NMOS transistor, is the fundamental digital circuit block in CMOS VLSI design<\/a>. A NOT gate is essentially what this fundamental circuit is. Other combinations of MOSFET transistors can result in any other basic logic gates, which can then be coupled to create bigger logic circuits. On the chip, a variety of functionalities may be achieved depending on how these gates are coupled. Additionally, integration is required at the physical level, where many inputs and outputs must be coupled in physical circuit architecture.<\/span><\/p>

\u00a0<\/span><\/p>

What to Look for When Designing CMOS VLSI<\/span><\/h2>

In CMOS VLSI design, there is a lot to consider both before and after creating a physical layout. To comprehend electrical behaviour, simulations need to be run at three separate levels, each requiring a unique set of simulations. The three stages are system-level simulations, large-scale circuit simulations, and small-scale circuit simulations.\u00a0<\/span><\/p>

Small-scale circuit simulations: <\/span><\/h3>

Transient analysis, operating point analysis, and frequency sweeps (for linear components) are examples of activities that can be used to quantify the behaviour of the circuits in the time and frequency domains. Operating point analysis is particularly crucial when constructing a circuit to function in the linear regime for nonlinear components.<\/span><\/p>

Large-scale circuit simulations: <\/span><\/h3>

After creating larger circuit blocks, one will need to do several analog simulations or logic simulations (for digital circuits). The outputs of a larger circuit block for a certain set of inputs will be demonstrated by these circuit simulations at a greater size. Before integrating several circuit blocks into a system as a whole, a crucial step in circuit block verification.<\/span><\/p>

System-level simulations: <\/span><\/h3>

Results from block-level simulations can be utilised in higher-level system simulations to demonstrate the behaviour of groupings of circuit blocks in CMOS VLSI designs. This kind of simulation uses specialist modeling software to break down circuit blocks into functional units that may be represented graphically. This method is used by many system-level modeling applications, which also depict the function of the system graphically.y programs for system-level modeling take this approach and provide a graphical representation of the system\u2019s function.<\/span><\/p>

You must employ SPICE models for your components in a circuit simulation to run the appropriate simulations, particularly for MOSFETs used in CMOS inverters. These component models are phenomenological rather than Commercial off-the-shelf (COTS) component simulators. The electrical behaviour of the many components in your circuits, which will ultimately be emulated as a whole system, is intended to be described by these component models instead. For CMOS VLSI design, you need tools to design and evaluate individual circuit blocks before you reach the point where you need system-level simulations. After that, you may integrate your designs into IC layout tools to make actual circuit blocks, and you can use system-level analysis tools to simulate a full layout.<\/span><\/p>

Chipedge provides<\/span> online VLSI courses<\/span><\/a> that assists one to build career. Being among the<\/span> top VLSI training institutes in Banglore<\/span>, Chipedge provides courses to aid its learners in understanding simple to complex circuit design. The institute apart from its learning modules also provides a complimentary<\/span> 100% placement assistance<\/span> until the candidate lands a job.\u00a0<\/span><\/p>

\u00a0<\/span><\/p>

Image Credits<\/a><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t

\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore VLSI Courses From The Leaders In VLSI Training<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design. Packages have been made smaller while […]<\/p>\n","protected":false},"author":19,"featured_media":17994,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[10],"tags":[],"class_list":["post-17361","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-general"],"acf":[],"yoast_head":"\nCMOS Design: What You Must Know<\/title>\n<meta name=\"description\" content=\"Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"CMOS Design: What You Must Know\" \/>\n<meta property=\"og:description\" content=\"Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2022-10-22T10:38:14+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-09-30T06:03:24+00:00\" \/>\n<meta name=\"author\" content=\"Raghav M\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Raghav M\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\\\/\\\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#article\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/\"},\"author\":{\"name\":\"Raghav M\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/person\\\/9231638c6d58d6e14efb4d945088f703\"},\"headline\":\"CMOS Design: What You Must Know\",\"datePublished\":\"2022-10-22T10:38:14+00:00\",\"dateModified\":\"2025-09-30T06:03:24+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/\"},\"wordCount\":835,\"publisher\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#primaryimage\"},\"thumbnailUrl\":\"\",\"articleSection\":[\"General\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/\",\"name\":\"CMOS Design: What You Must Know\",\"isPartOf\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#primaryimage\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#primaryimage\"},\"thumbnailUrl\":\"\",\"datePublished\":\"2022-10-22T10:38:14+00:00\",\"dateModified\":\"2025-09-30T06:03:24+00:00\",\"description\":\"Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design.\",\"breadcrumb\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#primaryimage\",\"url\":\"\",\"contentUrl\":\"\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/cmos-design-what-you-must-know\\\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"CMOS Design: What You Must Know\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#website\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/logo\\\/image\\\/\",\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2025\\\/01\\\/logo.png\",\"contentUrl\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/wp-content\\\/uploads\\\/2025\\\/01\\\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/logo\\\/image\\\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/#\\\/schema\\\/person\\\/9231638c6d58d6e14efb4d945088f703\",\"name\":\"Raghav M\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"url\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"contentUrl\":\"https:\\\/\\\/secure.gravatar.com\\\/avatar\\\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g\",\"caption\":\"Raghav M\"},\"url\":\"https:\\\/\\\/chipedge.com\\\/resources\\\/author\\\/raghav-m\\\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"CMOS Design: What You Must Know","description":"Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/","og_locale":"en_US","og_type":"article","og_title":"CMOS Design: What You Must Know","og_description":"Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design.","og_url":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/","og_site_name":"chipedge","article_published_time":"2022-10-22T10:38:14+00:00","article_modified_time":"2025-09-30T06:03:24+00:00","author":"Raghav M","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Raghav M","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/"},"author":{"name":"Raghav M","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703"},"headline":"CMOS Design: What You Must Know","datePublished":"2022-10-22T10:38:14+00:00","dateModified":"2025-09-30T06:03:24+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/"},"wordCount":835,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#primaryimage"},"thumbnailUrl":"","articleSection":["General"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/","url":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/","name":"CMOS Design: What You Must Know","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#primaryimage"},"thumbnailUrl":"","datePublished":"2022-10-22T10:38:14+00:00","dateModified":"2025-09-30T06:03:24+00:00","description":"Numerous semiconductor devices have seen significant scalability due to CMOS (complementary metal-oxide-semiconductor) VLSI design.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#primaryimage","url":"","contentUrl":""},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/cmos-design-what-you-must-know\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"CMOS Design: What You Must Know"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/9231638c6d58d6e14efb4d945088f703","name":"Raghav M","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/71a0351b9fcad7547813603974b10f0dd7d323aaa02928fe7fb5a2ac8a51ea1d?s=96&d=mm&r=g","caption":"Raghav M"},"url":"https:\/\/chipedge.com\/resources\/author\/raghav-m\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/17361","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/19"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=17361"}],"version-history":[{"count":1,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/17361\/revisions"}],"predecessor-version":[{"id":38504,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/17361\/revisions\/38504"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=17361"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=17361"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=17361"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}