{"id":10682,"date":"2022-01-10T14:39:55","date_gmt":"2022-01-10T14:39:55","guid":{"rendered":"https:\/\/chipedge.com\/?p=10682"},"modified":"2025-11-05T10:49:08","modified_gmt":"2025-11-05T10:49:08","slug":"what-is-polymorphism-in-systemverilog","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/","title":{"rendered":"What is Polymorphism in System Verilog?"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Polymorphism is an object-oriented programming language feature that allows a specific routine to use variables of different types at different times. Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object with which it is dealing. This is a fundamental concept in every Object Oriented Programming language. Polymorphism in SystemVerilog is another important aspect of any <\/span>OOPs in system Verilog<\/span><\/a>. Polymorphism allows the same piece of code to behave differently depending on the type of object it is working with.<\/span><\/p>

\"Job-Oriented<\/a><\/p>

You must be aware of the fundamentals of the class data type and the history of OOP. OOP is a tried-and-true paradigm for creating abstract, reusable, and manageable software code. Classes are used to represent reusable verification environments, as well as the abstract data and methods that interact with them. Inheritance allows for reuse. All of the existing attributes and methods of an initial base (or super) class are handed on to the newly generated class, known as an extended (or derived) class.<\/span><\/p>

What is the Application of Polymorphism in SystemVerilog?<\/span><\/h2>

A popular use of polymorphism in SystemVerilog, using both virtual and non-virtual methods, combines inheritance with deep-copy () and the creation of a new object to produce what is known as a clone (). A clone () function returns a handle to a new object that is a deep duplicate of the caller object. Since it’s virtual, it doesn’t care if it’s working with a base class object or one of its descendants.<\/span><\/p>

Polymorphism in SystemVerilog allows an item to take on several forms. The super-class method handle can be changed to refer to the subclass method, allowing for polymorphism or several versions of the same function.<\/span><\/p>


<\/span>Conclusion<\/h2>

For more detailed information on Polymorphism in SystemVerilog, get in touch with the experts at Chipedge. There are several VLSI<\/a>\u00a0coaching centres in the country but\u00a0<\/span>Chipedge is the best VLSI\u00a0training institute<\/span>\u00a0that offers best VLSI courses<\/span>\u00a0You can start your successful VLSI career by enrolling in the placement-assisted <\/span>live courses<\/span> available at Chipedge. Look out for VLSI training calendar for more information on courses.<\/span>\u00a0Chipedge, VLSI<\/a>\u00a0training institute\u00a0<\/span>offers various online VLSI courses. It offers Physical Design course, Design Verification course, ASIC\u00a0verification course, RTL Design Course and many more. Start today and start your VLSI journey.<\/span><\/span><\/p>

Sources:
<\/b><\/h2>

https:\/\/verificationguide.com\/systemverilog\/systemverilog-polymorphism\/<\/span><\/a><\/p>

https:\/\/learnuvmverification.com\/index.php\/2016\/08\/11\/systemverilog-polymorphism\/<\/span><\/a><\/p>

\u00a0<\/span><\/p>

Image Source<\/h2>

https:\/\/www.pexels.com\/photo\/selective-focus-photo-of-dell-motherboard-1432669\/<\/a><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore Self Paced VLSI Courses<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Polymorphism is an object-oriented programming language feature that allows a specific routine to use variables of different types at different […]<\/p>\n","protected":false},"author":3,"featured_media":0,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[8],"tags":[],"class_list":["post-10682","post","type-post","status-publish","format-standard","hentry","category-design-verification"],"acf":[],"yoast_head":"\nWhat is Polymorphism in System Verilog?<\/title>\n<meta name=\"description\" content=\"Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object. Click to read more.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"What is Polymorphism in System Verilog?\" \/>\n<meta property=\"og:description\" content=\"Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object. Click to read more.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2022-01-10T14:39:55+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-11-05T10:49:08+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png\" \/>\n\t<meta property=\"og:image:width\" content=\"975\" \/>\n\t<meta property=\"og:image:height\" content=\"100\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/png\" \/>\n<meta name=\"author\" content=\"Akshaya Hegde\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Akshaya Hegde\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\"},\"author\":{\"name\":\"Akshaya Hegde\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25\"},\"headline\":\"What is Polymorphism in System Verilog?\",\"datePublished\":\"2022-01-10T14:39:55+00:00\",\"dateModified\":\"2025-11-05T10:49:08+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\"},\"wordCount\":418,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png\",\"articleSection\":[\"Design Verification\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\",\"url\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\",\"name\":\"What is Polymorphism in System Verilog?\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png\",\"datePublished\":\"2022-01-10T14:39:55+00:00\",\"dateModified\":\"2025-11-05T10:49:08+00:00\",\"description\":\"Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object. Click to read more.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png\",\"width\":975,\"height\":100,\"caption\":\"Job-Oriented Offline VLSI Courses banner\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"What is Polymorphism in System Verilog?\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25\",\"name\":\"Akshaya Hegde\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g\",\"caption\":\"Akshaya Hegde\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/akshaya\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"What is Polymorphism in System Verilog?","description":"Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object. Click to read more.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/","og_locale":"en_US","og_type":"article","og_title":"What is Polymorphism in System Verilog?","og_description":"Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object. Click to read more.","og_url":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/","og_site_name":"chipedge","article_published_time":"2022-01-10T14:39:55+00:00","article_modified_time":"2025-11-05T10:49:08+00:00","og_image":[{"width":975,"height":100,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png","type":"image\/png"}],"author":"Akshaya Hegde","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Akshaya Hegde","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/"},"author":{"name":"Akshaya Hegde","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25"},"headline":"What is Polymorphism in System Verilog?","datePublished":"2022-01-10T14:39:55+00:00","dateModified":"2025-11-05T10:49:08+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/"},"wordCount":418,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png","articleSection":["Design Verification"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/","url":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/","name":"What is Polymorphism in System Verilog?","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png","datePublished":"2022-01-10T14:39:55+00:00","dateModified":"2025-11-05T10:49:08+00:00","description":"Polymorphism in SystemVerilog is the ability for the same code to behave differently depending on the kind of Object. Click to read more.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2023\/07\/Job-Oriented-Offline-VLSI-Courses-final.png","width":975,"height":100,"caption":"Job-Oriented Offline VLSI Courses banner"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/what-is-polymorphism-in-systemverilog\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"What is Polymorphism in System Verilog?"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/015e7b973d12db5559fdac2c6ae58b25","name":"Akshaya Hegde","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/aa6e52ae44e481f99d88a45f214975399b50e6c2f6d103e51722524ce8cad962?s=96&d=mm&r=g","caption":"Akshaya Hegde"},"url":"https:\/\/chipedge.com\/resources\/author\/akshaya\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10682","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/3"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=10682"}],"version-history":[{"count":27,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10682\/revisions"}],"predecessor-version":[{"id":38939,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10682\/revisions\/38939"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=10682"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=10682"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=10682"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}