{"id":10576,"date":"2021-12-29T13:44:13","date_gmt":"2021-12-29T13:44:13","guid":{"rendered":"https:\/\/chipedge.com\/?p=10576"},"modified":"2025-07-23T09:27:36","modified_gmt":"2025-07-23T09:27:36","slug":"how-to-know-manufacturing-defects-using-design-for-testability","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/","title":{"rendered":"How to Know Manufacturing Defects Using Design for Testability?"},"content":{"rendered":"\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t\t
\n\t\t\t
\n\t\t\t\t\t\t
\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t

Good Chip, Bad Chip<\/span><\/h2>

The term “good chip” refers to a chip that has no manufacturing flaws. A manufacturing defect is a finite chip area containing electrically faulty circuitry produced by fabrication faults. These manufacturing defects can be identified using <\/span>design for testability<\/a> (DFT)<\/span>.<\/span> The defects are generally divided into two categories of broad area defects which are also known as global flaws and spot flaws. The yield loss is caused by both sorts of faults but the former occurs on a global scale and includes scratches caused by improper wafer handling or large-area defects caused by mask misalignment. Whereas, the latter results in random local or small flaws resulting from process materials and environmental factors that are most commonly the result of unwanted chemical and airborne particles deposited on the chip at various stages of the process.<\/span><\/p>

\"Job-Oriented<\/a><\/p>

How Can DFT be Used to Identify Manufacturing Defects?<\/span><\/h2>

Integrated Circuits design strategies which include testability techniques to a hardware product design are known as design for testability. The new features make it easier to create and apply manufacturing tests to the hardware that has been designed. To ensure that the product hardware is\u00a0 free of manufacturing defects, design\u00a0 for testability is used for conducting manufacturing tests. These tests are essential because they could compromise the product’s proper operation.<\/span><\/p>

To identify manufacturing defects using design for testability in <\/span>VLSI<\/span><\/a> various tests are employed at many stages of the hardware manufacturing process. Run on automatic test equipment (ATE) or, in the case of system maintenance, on the assembled system itself these tests may be able to log diagnostic information regarding the nature of the encountered test fails. Using design for testability for testing manufacturing defects also discovers and alerts the presence of faults. The diagnostic data can be utilised to pinpoint the source of the problem.<\/span><\/p>

Conclusion<\/span><\/h2>

In <\/span>VLSI <\/span>training<\/span><\/a>, Design for Testability will provide a student with in-depth knowledge of all testability methodologies. DFT<\/a> techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences and also identify defective chips. ChipEdge, the best VLSI training institute<\/a> offers all of the online VLSI <\/a><\/span>courses<\/span> with certificate\u00a0you’ll need to get started in your career. Register yourself today for the DFT course online<\/a>.<\/span><\/p>

Sources<\/span><\/h2>

https:\/\/cdnc.itec.kit.edu\/downloads\/03_Quality_models_and_Yield_analysis.pdf<\/span><\/a><\/p>

https:\/\/en.wikipedia.org\/wiki\/Design_for_testing<\/span><\/a><\/p>

https:\/\/www.slideshare.net\/kumargavanurmath\/design-for-testability-65535130<\/span><\/a><\/p>

Image Source
<\/span><\/h2>


person-holding-red-and-black-toy-car-4705610<\/a><\/span><\/p>\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t

\n\t\t\t\t
\n\t\t\t\t\t\t\t\t\t
\n\t\t\t\t\t\n\t\t\t\t\t\t\n\t\t\t\t\t\t\t\t\tExplore Self Paced VLSI Courses<\/span>\n\t\t\t\t\t<\/span>\n\t\t\t\t\t<\/a>\n\t\t\t\t<\/div>\n\t\t\t\t\t\t\t\t<\/div>\n\t\t\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/div>\n\t\t\t\t\t<\/div>\n\t\t<\/section>\n\t\t\t\t<\/div>\n\t\t","protected":false},"excerpt":{"rendered":"

Good Chip, Bad Chip The term “good chip” refers to a chip that has no manufacturing flaws. A manufacturing defect […]<\/p>\n","protected":false},"author":17,"featured_media":19638,"comment_status":"open","ping_status":"open","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[7],"tags":[],"class_list":["post-10576","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-design-for-test"],"acf":[],"yoast_head":"\nHow to Know Manufacturing Defects Using Design for Testability?<\/title>\n<meta name=\"description\" content=\"Design for testability (DFT) techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences. Read more.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"How to Know Manufacturing Defects Using Design for Testability?\" \/>\n<meta property=\"og:description\" content=\"Design for testability (DFT) techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences. Read more.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2021-12-29T13:44:13+00:00\" \/>\n<meta property=\"article:modified_time\" content=\"2025-07-23T09:27:36+00:00\" \/>\n<meta name=\"author\" content=\"Nithika Bhasi\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Nithika Bhasi\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"2 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":\"Article\",\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\"},\"author\":{\"name\":\"Nithika Bhasi\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df\"},\"headline\":\"How to Know Manufacturing Defects Using Design for Testability?\",\"datePublished\":\"2021-12-29T13:44:13+00:00\",\"dateModified\":\"2025-07-23T09:27:36+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\"},\"wordCount\":420,\"commentCount\":0,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage\"},\"thumbnailUrl\":\"\",\"articleSection\":[\"Design for Test\"],\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"CommentAction\",\"name\":\"Comment\",\"target\":[\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#respond\"]}]},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\",\"url\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\",\"name\":\"How to Know Manufacturing Defects Using Design for Testability?\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage\"},\"thumbnailUrl\":\"\",\"datePublished\":\"2021-12-29T13:44:13+00:00\",\"dateModified\":\"2025-07-23T09:27:36+00:00\",\"description\":\"Design for testability (DFT) techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences. Read more.\",\"breadcrumb\":{\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage\",\"url\":\"\",\"contentUrl\":\"\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"How to Know Manufacturing Defects Using Design for Testability?\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df\",\"name\":\"Nithika Bhasi\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g\",\"caption\":\"Nithika Bhasi\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/nithika\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"How to Know Manufacturing Defects Using Design for Testability?","description":"Design for testability (DFT) techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences. Read more.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/","og_locale":"en_US","og_type":"article","og_title":"How to Know Manufacturing Defects Using Design for Testability?","og_description":"Design for testability (DFT) techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences. Read more.","og_url":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/","og_site_name":"chipedge","article_published_time":"2021-12-29T13:44:13+00:00","article_modified_time":"2025-07-23T09:27:36+00:00","author":"Nithika Bhasi","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Nithika Bhasi","Est. reading time":"2 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":"Article","@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#article","isPartOf":{"@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/"},"author":{"name":"Nithika Bhasi","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df"},"headline":"How to Know Manufacturing Defects Using Design for Testability?","datePublished":"2021-12-29T13:44:13+00:00","dateModified":"2025-07-23T09:27:36+00:00","mainEntityOfPage":{"@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/"},"wordCount":420,"commentCount":0,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage"},"thumbnailUrl":"","articleSection":["Design for Test"],"inLanguage":"en-US","potentialAction":[{"@type":"CommentAction","name":"Comment","target":["https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#respond"]}]},{"@type":"WebPage","@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/","url":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/","name":"How to Know Manufacturing Defects Using Design for Testability?","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage"},"image":{"@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage"},"thumbnailUrl":"","datePublished":"2021-12-29T13:44:13+00:00","dateModified":"2025-07-23T09:27:36+00:00","description":"Design for testability (DFT) techniques aim to reduce the time and effort required to build VLSI circuit test vector sequences. Read more.","breadcrumb":{"@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#primaryimage","url":"","contentUrl":""},{"@type":"BreadcrumbList","@id":"https:\/\/www.chipedge.com\/resources\/how-to-know-manufacturing-defects-using-design-for-testability\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"How to Know Manufacturing Defects Using Design for Testability?"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/2baf2c2d16eaabfdd066bd66a912f4df","name":"Nithika Bhasi","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/e827d5ce5e00e19a79e4797c77355e359bbbb9d256babd2f74b897d65f6743f8?s=96&d=mm&r=g","caption":"Nithika Bhasi"},"url":"https:\/\/chipedge.com\/resources\/author\/nithika\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10576","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/17"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=10576"}],"version-history":[{"count":6,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10576\/revisions"}],"predecessor-version":[{"id":38212,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10576\/revisions\/38212"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=10576"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=10576"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=10576"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}