{"id":10217,"date":"2024-02-27T16:27:52","date_gmt":"2024-02-27T16:27:52","guid":{"rendered":"https:\/\/chipedge.com\/?p=10217"},"modified":"2024-02-27T16:27:52","modified_gmt":"2024-02-27T16:27:52","slug":"fabrication-process-in-vlsi","status":"publish","type":"post","link":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/","title":{"rendered":"Fabrication process in VLSI"},"content":{"rendered":"

VLSI is a field that entails cramming ever-increasing numbers of logic devices into ever-smaller spaces. Circuits that would have taken up whole boards may now be packed into a small space only a few millimeters wide because of VLSI. This has provided a huge chance to achieve things that were before impossible. VLSI circuits are found in a variety of places, including your computer, automobile, digital camera, cell phone, and so on. To produce efficient designs and optimize circuits with numerous production characteristics, engineers must have a good grasp of the VLSI training and <\/span>VLSI design course<\/span><\/a>.<\/span><\/p>\n

Introduction<\/span><\/h2>\n

VLSI chips are made up of a series of fundamental stages, including crystal growth and wafer preparation, epitaxy, dielectric and polysilicon layer deposition, oxidation, lithography, and dry etching. The devices are formed on the chip during the fabrication process in VLSI. Devices are generated when a fixed-size substance crosses another material. To guarantee that the circuit functions properly, a set of design criteria must be followed while creating the devices. A fabrication facility is where VLSI chips are made. <\/span>The circuit designer must understand the functions of various masks used in the manufacturing process, as well as how the masks are employed to specify various aspects of the devices on-chip.<\/span><\/p>\n

An Integrated Circuit (IC) is a semiconductor-based electronic network constructed in a single component. Impurities and other materials are introduced to the semiconductor surface in precise geometrical patterns throughout various manufacturing processes. The manufacturing operations are organized in three dimensions to create transistors and interconnects that make up the network.<\/span><\/p>\n

Sequence of Fabrication Process in VLSI training:<\/span><\/h2>\n
    \n
  1. \u00a0 \u00a0 \u00a0 <\/span>Manufacture of silicon<\/span><\/li>\n
  2. \u00a0 \u00a0 \u00a0 <\/span>Wafer processing<\/span><\/li>\n
  3. \u00a0 \u00a0 \u00a0 <\/span>Lithography<\/span><\/li>\n
  4. \u00a0 \u00a0 \u00a0 <\/span>Growth and elimination of oxidants<\/span><\/li>\n
  5. \u00a0 \u00a0 \u00a0 <\/span>Ion implantation and diffusion<\/span><\/li>\n
  6. \u00a0 \u00a0 \u00a0 <\/span>Annealing<\/span><\/li>\n
  7. \u00a0 \u00a0 \u00a0 <\/span>Silicon deposition<\/span><\/li>\n
  8. \u00a0 \u00a0 \u00a0 <\/span>Metallization<\/span><\/li>\n
  9. \u00a0 \u00a0 \u00a0 <\/span>Testing<\/span><\/li>\n
  10. \u00a0 <\/span>Assembly and packing<\/span><\/li>\n<\/ol>\n

    What is the use of the fabrication process in VLSI training?<\/span><\/h2>\n

    Less Power Consumption:<\/b> Since each gadget needs such a small quantity of energy, there is less power consumption. The charge on the capacitors that link the switches to each other consumes the majority of the power in a switching circuit. Because the components of a huge IC are so compact and close together, the capacitance is significantly less, resulting in less power.<\/span><\/p>\n

    Less Testing Required:<\/b> If you built the same circuit out of discrete ICs and other components, you’d have to test each one (before using it) for the various applications it may be used in. This is a lot of testing for 10,000 ICs. The components of a VLSI are dedicated to a particular purpose. Furthermore, the majority are in the centre of the VLSI and are inaccessible for testing. Only the function for which the complete circuit was intended may be tested.<\/span><\/p>\n

    Increased Reliability:<\/b> We have discovered that an IC’s dependability is proportional to the number of links it has to the outside world. So, if the function is built using a lot of smaller ICs coupled together, there are a lot of connections, and the dependability suffers as a result. There are fewer connections on the VLSI, and it is more reliable.<\/span><\/p>\n

    Steps involved in the IC Manufacturing Process:<\/span><\/h2>\n

    \u2022<\/span> Lithography:<\/b> The method of defining patterns on a wafer surface by depositing a thin homogeneous coating of viscous liquid (photo-resist). Baking hardens the photo-resist, which is then selectively removed by shining light through a reticle holding mask information.<\/span><\/p>\n

    \u2022<\/span>\u00a0 <\/span>Etching:<\/b> removing undesirable material from the wafer’s surface selectively. Etching agents are used to impart the photo-resist pattern on the wafer.<\/span><\/p>\n

    \u2022<\/span> Deposition:<\/b> Various materials’ films are applied to the wafer. Physical vapour deposition (PVD) and chemical vapor deposition (CVD) are the most common methods used for this.<\/span><\/p>\n

    \u2022<\/span>\u00a0<\/span>Chemical Mechanical Polishing:<\/b> A planarization procedure that involves saturating the wafer surface with a chemical slurry including etchant agents.<\/span><\/p>\n

    \u2022<\/span> Oxidation:<\/b> Oxygen (dry oxidation) or H O (wet oxidation) molecules change silicon layers on top of the wafer to silicon dioxide during the oxidation process.<\/span><\/p>\n

    \u2022<\/span> Ion Implantation:<\/b> This is the most common method for introducing dopant impurities into semiconductors. The ionized particles are accelerated and aimed toward the semiconductor wafer using an electrical field.<\/span><\/p>\n

    \u2022<\/span>\u00a0 D<\/strong><\/span>iffusion:<\/b> After ion implantation, a diffusion step is employed to anneal bombardment-induced lattice defects.<\/span><\/p>\n

    Low-power VLSI digital circuits will continue to be in high demand in the burgeoning field of portable communications and computing systems in the future. These devices’ cost and life cycle will be determined not just by low-power production processes, but also by novel <\/span>DFT in VLSI<\/span><\/a> approaches aimed at power reduction during testing. This is because typical DFT approaches are ineffective for evaluating low-power VLSI circuits since they impair manufacturing yield and dependability.<\/span><\/p>\n

    Conclusion<\/span><\/h2>\n

    Physical Design has become a complicated expertise in VLSI and a sought-after skill for the past two decades. ChipEdge, being the <\/span>best VLSI training institute<\/span><\/a> in India, offers a <\/span>VLSI Physical Design<\/span><\/a> course that entails developing the design for manufacture at a given foundry such as TSMC, Global Foundries, SAMSUNG, etc. using a particular technology node (10 nm, 7 nm). ChipEdge <\/span>offers various courses in <\/span>VLSI training<\/span><\/a> with experienced teaching faculty and Synopsys tools, which will equip you with the right skills needed to excel in this sector.<\/span>
    \n<\/span>
    \n<\/span>Img source: <\/span>    FreePiK<\/span><\/a><\/p>\n","protected":false},"excerpt":{"rendered":"

    VLSI is a field that entails cramming ever-increasing numbers of logic devices into ever-smaller spaces. Circuits that would have taken […]<\/p>\n","protected":false},"author":2,"featured_media":33659,"comment_status":"closed","ping_status":"closed","sticky":false,"template":"","format":"standard","meta":{"_acf_changed":false,"site-sidebar-layout":"default","site-content-layout":"","ast-site-content-layout":"","site-content-style":"default","site-sidebar-style":"default","ast-global-header-display":"","ast-banner-title-visibility":"","ast-main-header-display":"","ast-hfb-above-header-display":"","ast-hfb-below-header-display":"","ast-hfb-mobile-header-display":"","site-post-title":"","ast-breadcrumbs-content":"","ast-featured-img":"","footer-sml-layout":"","theme-transparent-header-meta":"","adv-header-id-meta":"","stick-header-meta":"","header-above-stick-meta":"","header-main-stick-meta":"","header-below-stick-meta":"","astra-migrate-meta-layouts":"default","ast-page-background-enabled":"default","ast-page-background-meta":{"desktop":{"background-color":"var(--ast-global-color-4)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"ast-content-background-meta":{"desktop":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"tablet":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""},"mobile":{"background-color":"var(--ast-global-color-5)","background-image":"","background-repeat":"repeat","background-position":"center center","background-size":"auto","background-attachment":"scroll","background-type":"","background-media":"","overlay-type":"","overlay-color":"","overlay-opacity":"","overlay-gradient":""}},"footnotes":""},"categories":[5],"tags":[],"class_list":["post-10217","post","type-post","status-publish","format-standard","has-post-thumbnail","hentry","category-analog-layout"],"acf":[],"yoast_head":"\nFabrication process in VLSI Training<\/title>\n<meta name=\"description\" content=\"Unlock the secrets of semiconductor innovation with our guide on the fabrication process in VLSI. Explore comprehensive VLSI training.\" \/>\n<meta name=\"robots\" content=\"index, follow, max-snippet:-1, max-image-preview:large, max-video-preview:-1\" \/>\n<link rel=\"canonical\" href=\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\" \/>\n<meta property=\"og:locale\" content=\"en_US\" \/>\n<meta property=\"og:type\" content=\"article\" \/>\n<meta property=\"og:title\" content=\"Fabrication process in VLSI Training\" \/>\n<meta property=\"og:description\" content=\"Unlock the secrets of semiconductor innovation with our guide on the fabrication process in VLSI. Explore comprehensive VLSI training.\" \/>\n<meta property=\"og:url\" content=\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\" \/>\n<meta property=\"og:site_name\" content=\"chipedge\" \/>\n<meta property=\"article:published_time\" content=\"2024-02-27T16:27:52+00:00\" \/>\n<meta property=\"og:image\" content=\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg\" \/>\n\t<meta property=\"og:image:width\" content=\"1500\" \/>\n\t<meta property=\"og:image:height\" content=\"1001\" \/>\n\t<meta property=\"og:image:type\" content=\"image\/jpeg\" \/>\n<meta name=\"author\" content=\"Meher Abhinav\" \/>\n<meta name=\"twitter:card\" content=\"summary_large_image\" \/>\n<meta name=\"twitter:label1\" content=\"Written by\" \/>\n\t<meta name=\"twitter:data1\" content=\"Meher Abhinav\" \/>\n\t<meta name=\"twitter:label2\" content=\"Est. reading time\" \/>\n\t<meta name=\"twitter:data2\" content=\"4 minutes\" \/>\n<script type=\"application\/ld+json\" class=\"yoast-schema-graph\">{\"@context\":\"https:\/\/schema.org\",\"@graph\":[{\"@type\":[\"Article\",\"BlogPosting\"],\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#article\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\"},\"author\":{\"name\":\"Meher Abhinav\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2\"},\"headline\":\"Fabrication process in VLSI\",\"datePublished\":\"2024-02-27T16:27:52+00:00\",\"mainEntityOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\"},\"wordCount\":853,\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg\",\"articleSection\":[\"Analog Layout\"],\"inLanguage\":\"en-US\"},{\"@type\":\"WebPage\",\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\",\"url\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\",\"name\":\"Fabrication process in VLSI Training\",\"isPartOf\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#website\"},\"primaryImageOfPage\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage\"},\"thumbnailUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg\",\"datePublished\":\"2024-02-27T16:27:52+00:00\",\"description\":\"Unlock the secrets of semiconductor innovation with our guide on the fabrication process in VLSI. Explore comprehensive VLSI training.\",\"breadcrumb\":{\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#breadcrumb\"},\"inLanguage\":\"en-US\",\"potentialAction\":[{\"@type\":\"ReadAction\",\"target\":[\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/\"]}]},{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg\",\"width\":1500,\"height\":1001,\"caption\":\"Fabrication process in VLSI\"},{\"@type\":\"BreadcrumbList\",\"@id\":\"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#breadcrumb\",\"itemListElement\":[{\"@type\":\"ListItem\",\"position\":1,\"name\":\"Home\",\"item\":\"https:\/\/chipedge.com\/resources\/\"},{\"@type\":\"ListItem\",\"position\":2,\"name\":\"Fabrication process in VLSI\"}]},{\"@type\":\"WebSite\",\"@id\":\"https:\/\/chipedge.com\/resources\/#website\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"name\":\"chipedge\",\"description\":\"\",\"publisher\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\"},\"potentialAction\":[{\"@type\":\"SearchAction\",\"target\":{\"@type\":\"EntryPoint\",\"urlTemplate\":\"https:\/\/chipedge.com\/resources\/?s={search_term_string}\"},\"query-input\":{\"@type\":\"PropertyValueSpecification\",\"valueRequired\":true,\"valueName\":\"search_term_string\"}}],\"inLanguage\":\"en-US\"},{\"@type\":\"Organization\",\"@id\":\"https:\/\/chipedge.com\/resources\/#organization\",\"name\":\"chipedge\",\"url\":\"https:\/\/chipedge.com\/resources\/\",\"logo\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\",\"url\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"contentUrl\":\"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png\",\"width\":156,\"height\":40,\"caption\":\"chipedge\"},\"image\":{\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/\"}},{\"@type\":\"Person\",\"@id\":\"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2\",\"name\":\"Meher Abhinav\",\"image\":{\"@type\":\"ImageObject\",\"inLanguage\":\"en-US\",\"@id\":\"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g\",\"url\":\"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g\",\"contentUrl\":\"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g\",\"caption\":\"Meher Abhinav\"},\"url\":\"https:\/\/chipedge.com\/resources\/author\/abhinav\/\"}]}<\/script>\n<!-- \/ Yoast SEO plugin. -->","yoast_head_json":{"title":"Fabrication process in VLSI Training","description":"Unlock the secrets of semiconductor innovation with our guide on the fabrication process in VLSI. Explore comprehensive VLSI training.","robots":{"index":"index","follow":"follow","max-snippet":"max-snippet:-1","max-image-preview":"max-image-preview:large","max-video-preview":"max-video-preview:-1"},"canonical":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/","og_locale":"en_US","og_type":"article","og_title":"Fabrication process in VLSI Training","og_description":"Unlock the secrets of semiconductor innovation with our guide on the fabrication process in VLSI. Explore comprehensive VLSI training.","og_url":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/","og_site_name":"chipedge","article_published_time":"2024-02-27T16:27:52+00:00","og_image":[{"width":1500,"height":1001,"url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg","type":"image\/jpeg"}],"author":"Meher Abhinav","twitter_card":"summary_large_image","twitter_misc":{"Written by":"Meher Abhinav","Est. reading time":"4 minutes"},"schema":{"@context":"https:\/\/schema.org","@graph":[{"@type":["Article","BlogPosting"],"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#article","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/"},"author":{"name":"Meher Abhinav","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2"},"headline":"Fabrication process in VLSI","datePublished":"2024-02-27T16:27:52+00:00","mainEntityOfPage":{"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/"},"wordCount":853,"publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"image":{"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg","articleSection":["Analog Layout"],"inLanguage":"en-US"},{"@type":"WebPage","@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/","url":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/","name":"Fabrication process in VLSI Training","isPartOf":{"@id":"https:\/\/chipedge.com\/resources\/#website"},"primaryImageOfPage":{"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage"},"image":{"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage"},"thumbnailUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg","datePublished":"2024-02-27T16:27:52+00:00","description":"Unlock the secrets of semiconductor innovation with our guide on the fabrication process in VLSI. Explore comprehensive VLSI training.","breadcrumb":{"@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#breadcrumb"},"inLanguage":"en-US","potentialAction":[{"@type":"ReadAction","target":["https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/"]}]},{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#primaryimage","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2021\/11\/60702-1.jpg","width":1500,"height":1001,"caption":"Fabrication process in VLSI"},{"@type":"BreadcrumbList","@id":"https:\/\/chipedge.com\/resources\/fabrication-process-in-vlsi\/#breadcrumb","itemListElement":[{"@type":"ListItem","position":1,"name":"Home","item":"https:\/\/chipedge.com\/resources\/"},{"@type":"ListItem","position":2,"name":"Fabrication process in VLSI"}]},{"@type":"WebSite","@id":"https:\/\/chipedge.com\/resources\/#website","url":"https:\/\/chipedge.com\/resources\/","name":"chipedge","description":"","publisher":{"@id":"https:\/\/chipedge.com\/resources\/#organization"},"potentialAction":[{"@type":"SearchAction","target":{"@type":"EntryPoint","urlTemplate":"https:\/\/chipedge.com\/resources\/?s={search_term_string}"},"query-input":{"@type":"PropertyValueSpecification","valueRequired":true,"valueName":"search_term_string"}}],"inLanguage":"en-US"},{"@type":"Organization","@id":"https:\/\/chipedge.com\/resources\/#organization","name":"chipedge","url":"https:\/\/chipedge.com\/resources\/","logo":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/","url":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","contentUrl":"https:\/\/chipedge.com\/resources\/wp-content\/uploads\/2025\/01\/logo.png","width":156,"height":40,"caption":"chipedge"},"image":{"@id":"https:\/\/chipedge.com\/resources\/#\/schema\/logo\/image\/"}},{"@type":"Person","@id":"https:\/\/chipedge.com\/resources\/#\/schema\/person\/7e9765c772ca3c0aa578a2b466571df2","name":"Meher Abhinav","image":{"@type":"ImageObject","inLanguage":"en-US","@id":"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g","url":"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g","contentUrl":"https:\/\/secure.gravatar.com\/avatar\/94ffcf9161c0af826f92654c359cebe8cfb29c18870aefab76407186a9251dce?s=96&d=mm&r=g","caption":"Meher Abhinav"},"url":"https:\/\/chipedge.com\/resources\/author\/abhinav\/"}]}},"_links":{"self":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10217","targetHints":{"allow":["GET"]}}],"collection":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts"}],"about":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/types\/post"}],"author":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/users\/2"}],"replies":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/comments?post=10217"}],"version-history":[{"count":0,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/posts\/10217\/revisions"}],"wp:featuredmedia":[{"embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media\/33659"}],"wp:attachment":[{"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/media?parent=10217"}],"wp:term":[{"taxonomy":"category","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/categories?post=10217"},{"taxonomy":"post_tag","embeddable":true,"href":"https:\/\/chipedge.com\/resources\/wp-json\/wp\/v2\/tags?post=10217"}],"curies":[{"name":"wp","href":"https:\/\/api.w.org\/{rel}","templated":true}]}}