Congratulations to Anushree Chandran for placement in Synopsys in Physical Design    Congratulations to Bandreddi Venkateshwar Rao and Kishor Naik for placement in Aricent in Physical Design    Congratulations to Chaitrashree and Prathamesh Kulkarni for placement in JGD Tech in Analog Layout    Congratulations to Hemavathy and Suman for placement in Aricent in Physical Design    Congratulations to Jagan for placement in Wipro in Physical Design    Congratulations to Jithesh for placement in Laksh Semi in Physical Design    Congratulations to Juturu Muruli Shankar and Shreyas BK for placement in Aricent in Physical Design    Congratulations to Shubha for placement in Sibot Technologies in Analog Layout    Congratulations to Manoj Chowdary and Payam Nagesh for placement in Aricent in Physical Design    Congratulations to Neeraj Sharma for placement in Black Pepper in Analog Layout    Congratulations to Podila Keerthi and Praveen Chennam for placement in Aricent in Physical Design    Congratulations to Navyatha for placement in Altran in Physical Design    Congratulations to Sneha Rathod for placement in Exiger in Physical Design    Congratulations to Surabhi and Abhishek for placement in Aricent in Physical Design

Synthesis Sign-off STA and LEC

Course Overview:

In today’s era, complex SoC chips are being realized using complex VLSI(EDA) tools, of which RTL2GDSII flow is being used extensively during any SoC manufacturing. This has enabled the realization of very complex digital designs, which starts with design specification and modeling of design using HDL language. This high level description of design is mapped to its corresponding hardware using automation, known as “Synthesis”, without which it’s near to impossible to design very complex digital circuits.

In order to verify the generated hardware with the original HDL description, the designer can choose functional verification using test-cases, but that is not very exhaustive. Hence there is need for other methodology which can effectively verify the design equivalence. This is achieved by formal verification, also known as Logical Equivalence Checking (LEC).

Timing(Frequency) is one of the key performance metrics of a Chip along with Power and Area. Timing closure is the major milestone which dictates when a chip can be released (Tape-out) to the semiconductor foundry for fabrication. Timing Closure is a specialized skill for VLSI engineers working on RTL Design, Synthesis and Physical Design. Knowledge of Timing is also essential for most of the Engineers working on ASIC flow.

The course will be delivered by a Senior VLSI Engineer, who has worked on multiple Tape-outs for Synthesis, Timing Closure, Physical Design and LEC. Importance is given to cover the concepts and methodology thoroughly with good emphasis on hands-on training using Industry standard tool set, with at least 50 % of the time allocated to lab sessions.

Uniqueness of this Course:

This course offers integrated learning for Synthesis, Equivalence Checking & Sign-off STA under one umbrella using Industry Standard EDA tools. It not only covers the tool aspects but also provides in-depth technical knowledge.

What do you get out of this Course?

  • In depth know-how of using design compiler for synthesizing the design modeled in Verilog or VHDL
  • Logical Equivalence check between Golden & Implemented design.
  • Timing Analysis and Timing Closure of Pre-Layout(Synthesized) and Post-Layout designs.

What Opportunities could open up for you?

  • RTL Design/Application/CAD engineers can migrate to Synthesis/STA engineer roles or up-skill themselves to deliver effectively in their current roles.
  • FPGA engineers can migrate to Synthesis/STA engineer roles.
  • By acquiring Timing Closure proficiency, PD engineers can significantly improve turn around times of their blocks/designs. This in turn will help save valuable working hours as well as open up new growth opportunities.

Training Delivery Model:

  • Weekends (Saturdays) : Instructor Lead classroom training
  • Weekdays : Lab support through Email and WhatsApp
  • Flexible learning with 24/7 Lab Access from home through VPN
  • Lecture & Lab sessions go hand in hand, like corporate training
  • Sessions will be interactive in nature
  • Projects at end of the course

Who Can Attend This Course:

  • RTL Design, FPGA Design, DFT as well as Physical Design engineers who want to learn Synthesis & STA thoroughly.
  • Synthesis, STA Engineers who want to fill the gaps in their understanding & strengthen STA knowledge to deliver effectively in current role.
  • CAD / Methodology Engineers or Application Engineers who come across Synthesis &  STA in their work.
  • Any working VLSI Engineer seeking to learn Synthesis & STA.
  • M.tech (VLSI) students, who want to learn Synthesis & STA.

Pre-requisites:

  • Working knowledge of Linux.
  • Knowledge of Digital Electronics fundamentals.
  • Knowledge of CMOS fundamentals.
  • Knowledge of Verilog / VHDL is a plus.
  • Knowledge of ASIC / SOC design flow.

Course Content outline:

50% of the time is allocated for labs. Each lecture session will be followed by hands on lab session.

Synthesis (3 weeks) :

  • Introduction to Synthesis
  • Synthesis Flow
  • Constraining Design for timing area & power
  • Understanding & Exploring .lib
  • Synthesize Design
  • Timing Checks
  • Report, Analyze and debug results
  • Optimization Techniques
  • Low Power Synthesis using UPF
    • Understanding the UPF and low power concepts
    • Understanding of Low power cells and their requirement
    • Low power synthesis using UPF file
  • Scan Insertion

Formal Verification (Equivalence Check) (0.5 Weeks)

  • Loading reference & implemented design
  • Understanding & Matching compare points
  • Verifying design & interpreting results
  • Debugging Verification

Static Timing Analysis (3.5 weeks) :

  • STA overview & concepts
  • Clocking – Handling clock muxes, clock dividers
  • Generated clocks, Clocking Exceptions
  • Timing Exceptions
  • Post Layout STA using SPEF
  • Multi Mode, Multi Corner STA
  • Derates, OCV, Variations – Source and cause
  • Crosstalk & Noise Analysis
  • Timing ECOs generation, What-If Analysis
  • Timing Challenges

Tools to be used:

  • Industry Standard Tools
  • Additional Lab Hours through VPN, to enable you spend more time on labs from home. This is on top of Trainer led lab sessions on weekends.

Assessment & Certification:

  • Course completion certificate from ChipEdge.
  • At the end of the course, Course learning will be assessed as per Bloom’s Taxonomy.
  • Certification and Course Credits leading to M.S. degree, from Global University of Engineering, USA

Trainer:

The Trainer  has started his career with ST Micro and sebsequently worked with Virage Logic, LSI.  Currently he is working with a leading product Semiconductor Company (MNC) , handling Sign-off STA and PD.

He has a total of 13+ years of industry experience. He has worked on multiple tape outs, with working Silicon.

His area of  Expertise includes Sign-off Timing Analysis and Physical Design. And has good hands on experience on RTL to GDSII flow, starting from RTL design to Synthesis, DFT.

He has published technical papers and presented in the industry conferences. He is passionate about teaching and sharing his knowledge.

Testimonials

My expectation was to get thorough knowledge of STA. After joining this course things are more clear now and some exposure of LEC. Trainer is having good knowledge of STA concepts. and the supporting examples are also good and related to real scenarios so we can relate it to design. VPN facility was good. It is very user friendly facility that enables us to access tools easily. Overall program was good. It helped me to explore my knowledge.
author-img - Rajeev
4+years of Exp in RTL Design
I have joined this course to gain good practical knowledge on STA and synthesis, by using PT & DC tools. Trainer has very strong technical expertise & course has met all my expectations. Now I am confident enough, to handle some complex STA in day to day work. I could spend extra time on Labs & assignments, because of VPN facility.
author-img - Dinesh Londhe
PD Engineer, INTEL, 4+ Yrs of Experience
It was a great experience with the trainer of good expertise & patience. The course has given me enough exposure and hands-on, on prime time tool and real time scenarios. VPN facility is really unique & helps us for self learning, when compared to other training institutes. I would like to attend the further courses in future.
author-img - Navyakranth
M.tech VLSI Fresher from VIT, with Internship Exp
Clearing all the doubts with the help of circuit diagrams and use cases,has helped very much in understanding. Course gave me,good exposure to STA. VPN facility has really helped to continue the learning in weekdays.
author-img - Nishad
Sr.Design Engineer, Ignatarium, 10+ yrs experience in RTL & FPGA Design
The Trainer is really good and helps one to understand the concepts right from the basics. Lab sessions, assignments and projects  are very helpful for practical understanding. Now, I am confident enough in handling the timing issues.
author-img - Atul
FPGA Engineer, 4+ yrs of Experience
Read more Testimonials

Lessons